Class Exercise 1A.

Slides:



Advertisements
Similar presentations
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Advertisements

Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.
Princess Sumaya University
Modular Combinational Logic
Functions and Functional Blocks
Combinational Circuits ENEL 111. Common Combinationals Circuits NAND gates and Duality Adders Multiplexers.
التصميم المنطقي Second Course
Cosc 2150: Computer Organization Chapter 3: Boolean Algebra and Digital Logic.
CSE-221 Digital Logic Design (DLD)
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Adders, subtractors, ALUs
CS 105 Digital Logic Design
Combinational Logic Chapter 4.
Outline Analysis of Combinational Circuits Signed Number Arithmetic
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Combinational Circuit – Arithmetic Circuit
Digital Components and Combinational Circuits Sachin Kharady.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.
ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit
Combinational Design, Part 3: Functional Blocks
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices X-OR gates and Parity circuits Comparators Adders, subtractors,
ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.
1 ECE 545—Digital System Design with VHDL Lecture 1 Digital Logic Refresher Part A – Combinational Logic Building Blocks.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Digital Design Lecture 8 Combinatorial Logic (Continued)
ECE DIGITAL LOGIC LECTURE 15: COMBINATIONAL CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 10/20/2015.
George Mason University Class Exercise 1B. 2ECE 448 – FPGA and ASIC Design with VHDL Rules If you believe that you know a correct answer, please raise.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
1 The ALU l ALU includes combinational logic. –Combinational logic  a change in inputs directly causes a change in output, after a characteristic delay.
Explain Half Adder and Full Adder with Truth Table.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
Mu.com.lec 11.  Used not only to perform addition but also to perform subtraction, multiplication and division  The most basic of the adders is the.
MSI Circuits.
Combinational Circuits and Boolean
Combinational Circuits
Prof. Sin-Min Lee Department of Computer Science
Class Exercise 1B.
Lecture 11: Hardware for Arithmetic
Multiplexer.
Homework Reading Machine Projects Labs
Part 4 Combinational Logic.
Combinational Circuit Design
Computer Architecture CST 250
Reference: Chapter 3 Moris Mano 4th Edition
Jeremy R. Johnson Wed. Sept. 29, 1999
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
Chapter 4 Combinational Logic
CSE Winter 2001 – Arithmetic Unit - 1
FIGURE 4.1 Block diagram of combinational circuit
HALF ADDER FULL ADDER Half Subtractor.
Lecture 11: Hardware for Arithmetic
13 Digital Logic Circuits.
Homework Reading Machine Projects Labs
Class Exercise 1A.
Logic Circuits I Lecture 3.
Combinational Circuits
Chapter-4 Combinational Logic
Electronics for Physicists
RTL Design Methodology Transition from Pseudocode & Interface
Digital Circuits.
Presentation transcript:

Class Exercise 1A

Rules If you believe that you know a correct answer, please raise your hand I will select one or more students (independently whether an answer given by the first student is correct or incorrect) Please, identify yourself by first name and give an answer Correct answer = 1 bonus point 8

Problem 1 List all 2-input logic gates that you can recall.

Problem 2 How many 2-input logic functions can be theoretically defined (whether they make sense or not)?

Problem 3 List all 1-input logic gates.

Problem 4 What is a minimum set of gates that can be used to implement all logic functions?

Problem 5 List four ways of expressing logic functions.

Problem 6 What are the De Morgan’s Laws? Write their equations and draw their schematic representation.

Problem 7 How many select inputs does an 8-to-1 MUX have? How many select inputs does an n-to-1

Problem 7 How many outputs does a decoder with two data inputs have? n data inputs have?

Problem 8 Show how to implement a decoder that recognizes the following 4 ranges of a 16-bit address A, and generates the corresponding enable signals e0,e1,e2,e3: For A in: Assert C000-CFFF: e0 D000-DFFF: e1 E000-EFFF: e2 F000-FFFF: e3

Problem 9 How many inputs does an encoder with two data outputs have? n data outputs have?

Problem 10 What is a difference between encoder and priority encoder?

Problem 11 Show how to implement Priority Encoder using multiplexers and a minimum number of logic gates

Problem 12 What is a difference between an adder, half-adder, and full-adder?

Problem 13 Show how to implement Full Adder using 8-to-1 multiplexers only

Problem 14 Show how to implement Full Adder using 4-to-1 multiplexers and inverters only

Problem 15 What is the width of an output of a 4x4 unsigned multiplier? a 4x4 signed multiplier? a NxN unsigned multiplier?

Problem 16 What is the width of an output of a 4x8 unsigned multiplier? a 4x8 signed multiplier? a NxM unsigned multiplier?

Problem 17 Give an example of binary inputs to an unsigned 4x4 multiplier and a signed 4x4 multiplier that produce different results.

Problem 18 Explain how to perform the following operations Z = X+Y mod 24 Z = X*Y mod 24 using a 4-bit adder with carry in (cin) and carry out (cout), and a 4x4 multiplier, respectively, where X, Y, and Z are 4-bit variables.

Problem 19 Explain how to perform the following operation using simple arithmetic and logic circuits: Y = (X*(2X + 1)) mod 24, where X and Y are 4-bit variables.

Problem 20 Explain using simple diagrams (based on medium-scale logic components) how to efficiently perform the following operations in hardware using combinational logic only A. C = A <<< 3 B. C = A <<< B, where A, B, and C are 8-bit variables.

Problem 21 What is a size of a memory with a 4-bit address input and an 8-bit data output? an m-bit address input and an n-bit data output?

Problem 22 Show how to implement Full Adder using ROM (diagram + contents of ROM)

Problem 23 Show how to implement a 3x3 squarer, implementing equation y = x2, using ROM (diagram + contents of ROM).

Problem 24 Explain how to perform the following operation using a single-port ROM only: Y = (X*(2X + 1)) mod 28, where X and Y are 8-bit variables. Show the implementation as a ROM, including the width of the address input and the width of the data output, as well as the contents of memory locations with addresses 0, 1, 8 and 16.

Problem 25 What is a function of a tri-state buffer?