First developments of DAQ\Trigger for RPC 30 October, 2002 General layout of OPERA DAQ\Trigger Naples activity Conclusions Adele Di Cicco Naples RPC Groups:

Slides:



Advertisements
Similar presentations
TCU STATUS A.Di Cicco, M.Della Pietra, G.Fiorillo,P.Parascandolo Adele DI CICCONapoli, 27 Novembre 2003.
Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
Front-end electronics for the LPTPC Outline of the talk:  System lay out  Mechanics for the front-end electronics  End-cap and panels  Connectors and.
Flavio Dal Corso - INFN Padova1 OPERA coll. meeting - Hamburg 3 July 2004 RPC & XPC Electronics Status Front End Boards (FEBs) Controllers HV system Crates.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
RPC Trigger ESR Warsaw 08 July 2003 F. Loddo I.N.F.N. Bari Status report on RPC FEB production Status report on RPC Distribution Board Interfaces RPC-LB.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
STATUS OF DAQ PROJECT OPERA collaboration meeting, Hamburg, 3-5 June, ’04 J.Marteau  T.T. LOW VOLTAGE POWER SUPPLIES  NETWORK, RACKS & CABLING  PT DAQ.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
15th Dec, 2007DAE-SNP07 S.S.Upadhya1 Electronics and Data Acquisition system for prototype INO-ICAL detector A.Behere1, V.B.Chandratre1, S.D.Kalmani2,
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
CM26 March 2010Slide 1 EMR Status o Intro o Construction o Magnetic shielding o Electronics o Prototype Cosmics test o Schedule Jean-Sebastien Graulich,
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
25/05/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
A PCI Card for Readout in High Energy Physics Experiments Michele Floris 1,2, Gianluca Usai 1,2, Davide Marras 2, André David IEEE Nuclear Science.
Claudia-Elisabeth Wulz Anton Taurok Institute for High Energy Physics, Vienna Trigger Internal Review CERN, 6 Nov GLOBAL TRIGGER.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
OPERA GENERAL MEETING Gran Sasso, May 2003 Status of the OPERA DAQ Status of the OPERA DAQ D.Autiero, J.Marteau T.Descombes  informatics S.Gardien,
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Trigger System Status Adele Di Cicco cm28.8 cm 9.6 cm T600 pixel definition.
OPERA TT MEETING BRUSSELS, April 11, 2003 Status of the OPERA DAQ Status of the OPERA DAQ D.Autiero, J.Marteau T.Descombes  informatics S.Gardien, C.Girerd,
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
OPERA Coll.Meet. October 2002Luca Stanco - Padova1 1.Status of Magnets and financial orders (including RPC) Mario Spinetti15’ 2.Status of RPC (including.
26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
SoLID DAQ A.Camsonne SoLID collaboration meeting November 8 th 2013.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Work on Muon System TDR - in progress Word -> Latex ?
Results with the RPC system of OPERA and perspectives
Status of the OPERA DAQ D.Autiero, J.Marteau
PID meeting SNATS to SCATS New front end design
Alberto Valero 17 de Diciembre de 2007
Data Aquisition System
Iwaki System Readout Board User’s Guide
ETD meeting Electronic design for the barrel : Front end chip and TDC
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
TELL1 A common data acquisition board for LHCb
Electronics, Trigger and DAQ for SuperB
T1 Electronic status Conclusions Electronics Cards:
PADME L0 Trigger Processor
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CMS EMU TRIGGER ELECTRONICS
DC trigger test Present layout Trigger electronics
Hall A Compton Electron detector overview
Example of DAQ Trigger issues for the SoLID experiment
The CMS Tracking Readout and Front End Driver Testing
The LHCb L0 Calorimeter Trigger
PID meeting Mechanical implementation Electronics architecture
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
TELL1 A common data acquisition board for LHCb
U. Marconi, D. Breton, S. Luitz
FED Design and EMU-to-DAQ Test
Presentation transcript:

First developments of DAQ\Trigger for RPC 30 October, 2002 General layout of OPERA DAQ\Trigger Naples activity Conclusions Adele Di Cicco Naples RPC Groups: Michelangelo Ambrosio, Lucia Consiglio, Adele Di Cicco, Giovanni Sorrentino In collaboration with the Naples SER group.

The single RPC plane readout FEB Padova Front End Boards ( 9 / plane ) Controller boards (22 / spectrometer) Trigger (or validation) board (1 / spectrometer) Vertical strip (2.6 cm) =334/plane Horizontal strip (3.5 cm)=228/plane Total strip 562/plane FEB developed in Padova 64 channels\board, divided into 2 groups of 32 channels

The Spectrometer DAQ scheme for the RPC Clock Trigger board Controller board Ethernet switch Clock signal from GPS central Unit RPC Planes: Signal from FE board (Fast OR) CLOCK Clock distribution card Validation trigger Plane ORs Ethernet Frascati, 30 Ottobre 2002

Controller Board (Specifications) Sets up thresholds, mask, polarity, etc… through serial link. Receives data and individual ORs from FEBs. Performs Plane OR and sends it to the trigger board. Performs data compression and data formatting (Zero suppression) Board housed in a VME crate (Links the time stamp to data) Frascati, 30 Ottobre 2002

Controller Layout FE Controller (Mask, Polarity, Threshold) FE Controller (Mask, Polarity, Threshold) FPGA Controller Ethernet Board Controller Ethernet Board clock FIFO Validate trigger Readout control FE readout FAST OR readout Plane OR to trigger Compressed Data FEB #0 FEB #1 FEB #9 FAST OR #0 FAST OR #1 FAST OR#18 Oscillator Frascati, 30 Ottobre 2002

Inside FIFOs Chain numberCluster AddressCluster size 5 bits 10 bits 3 bits Frascati, 30 Ottobre 2002 Word structure inside FIFO

Zero suppression ADD #0 ADD#31 Chain # ADD # ADD#31 5 bit for channel number (max 32) 10 bit cluster address (max 1024) 3 bit cluster dimension ( 7 consecutive strips fired ) Vertical strip (2.6 cm) =334/plane Horizontal strip (3.5 cm)=228/plane Total strip to address 562/plane ADD#31 Chain #1 Chain #5 Frascati, 30 Ottobre 2002

Trigger board (Specifications) Receives data from Controller boards (22 Plane OR) Performs majority between planes selected by the user Produces pattern of active planes Produces signal of validate trigger Receives GPS clock and sets time stamp for each event to be read out Frascati, 30 Ottobre 2002

About time stamp At the present the setting of time stamp for each event has been planned to be done on each controller board. This is due to the original layout in which the FEB acquisition is asynchronous (free running – no trigger). The use of a trigger signal allows the definition of the “trigger event time”: WE SUGGEST TO ASSIGN THE TIME STAMP TO THE TRIGGER TIME. 221 This solution allows the event building by reducing the needed information and the time stamp electronics from 22 to only 1 Frascati, 30 Ottobre 2002

DAQ readout operation Reads the time stamp from the trigger board Reads the trigger pattern from the trigger board Reads data from the controller boards of triggered planes only Frascati, 30 Ottobre 2002

Current activity in Naples Controller prototype Trigger prototype Local RPC test facility Local DAQ system In addition the group is involved in the RPC test in LNGS Frascati, 30 Ottobre 2002

Controller prototype Accepts up to 32 Fast ORs Performs the plane ORs for the trigger board Accepts the validation signal Reads up to 32 chains of max 1024 strips Performs the Zero suppression Writes data on FIFO 5 bit for channel number (max 32) 10 bit cluster address (max 1024) 3 bit cluster dimension Frascati, 30 Ottobre 2002 First of all we have modified an ARGO controller according to our requests Before Christmas we will complete tests on this first prototype An OPERA prototype will be produced within March 2003

Controller prototype board Controller Core VME interface FIFOs 4 of 20 input connectors (only 8 for channel and 8 for ORs are available). Frascati, 30 Ottobre 2002

Trigger prototype We are working on the following requirements: Prototype expected in March 2003: at the moment the trigger board is not necessary to test the controller board Majority of selected planes Possibility to impose fixed planes Pattern of fired plane Frascati, 30 Ottobre 2002

Existing RPC test facility in Naples Vertical telescope (16 planes) With two horizontal veto planes Horizontal telescope (6 planes) for electronic test bakelite RPC 1 x 2 m 2 Frascati, 30 Ottobre 2002

Local DAQ system in Naples Data acquisition by VME bus SBS 618 VME Use SBS 618 VME controller Collaboration with Nuclear Physicists ( EXOTIC group ) The EXOTIC group in Naples developed a data acquisition system based on VME bus very similar to the system proposed for OPERA. They agree to support us for installing a DAQ system for acquisition of test telescopes in Naples. Frascati, 30 Ottobre 2002

We are collaborating to the RPC test in LNGS RPC test in LNGS Frascati, 30 Ottobre 2002

Conclusions The Naples group is involved in the development of RPC readout electronics in collaboration with Lion and the rest of RPC group. The controller prototype is under electrical test. Results expected before Christmas. The trigger board is expected within March Frascati, 30 Ottobre 2002