© 2008 Silicon Genesis Corporation. All rights reserved. SiGen Equipment & Applications SiGen Equipment & Applications.

Slides:

Advertisements

Similar presentations

Sputtering Eyal Ginsburg WW46/02.

Advertisements

FABRICATION PROCESSES

Course: Analog Circuit Design Time schedule: Tu We Th Office hours: Tu Exams: Feb. (2), Jun.-Jul. (2), Sep.

CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,

Silicon Wafer in Production: Type and Specification By Assoc. Prof. Dr. Uda Hashim School of Microelectronic Engineering.

Wafer Level Packaging: A Foundry Perspective

MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT Flow 1 MonolithIC 3D Inc., Patents Pending.

ECE/ChE 4752: Microelectronics Processing Laboratory

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.

MonolithIC 3D  Inc. Patents Pending 1 The Monolithic 3D-IC A Disruptor to the Semiconductor Industry.

MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.

Bulk MEMS 2014, Part 1 Types of MEMS Bulk MEMS: anisotropic wet or DRIE of bulk silicon SOI MEMS: DRIE or wet etching of SOI.

Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.

Chemical Vapor Deposition ( CVD). Chemical vapour deposition (CVD) synthesis is achieved by putting a carbon source in the gas phase and using an energy.

ECE/ChE 4752: Microelectronics Processing Laboratory

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.

Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc

MEMs Fabrication Alek Mintz 22 April 2015 Abstract

Surface micromachining

The Etch and Deposition Company

ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.

Semiconductor Device and Processing Technology

Technologies for integrating high- mobility compound semiconductors on silicon for advanced CMOS VLSI Han Yu ELEC5070.

MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.

Presentation for Advanced VLSI Course presented by:Shahab adin Rahmanian Instructor:Dr S. M.Fakhraie Major reference: 3D Interconnection and Packaging:

Plasma-Enhanced Chemical Vapor Deposition (PECVD)

MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs October MonolithIC 3D Inc., Patents Pending.

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 

Avogadro-Scale Engineering: Form and Function MIT, November 18, Three Dimensional Integrated Circuits C.S. Tan, A. Fan, K.N. Chen, S. Das, N.

Outline Introduction CMOS devices CMOS technology

Why do we put the micro in microelectronics?. Why Micro? 1.Lower Energy and Resources for Fabrication 2.Large Arrays 3.Minimally Invasive 4.Disposable.

Comparison of various TSV technology

Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –

Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.

Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)

Chapter Extra-2 Micro-fabrication process

Engineered Substrates for High-Mobility MOSFETs

Aluminum Nitride (AlN)

MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs October MonolithIC 3D Inc., Patents Pending.

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.

Top Down Manufacturing

Top Down Method Etch Processes

Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.

Surface Micromachining Dr. Marc Madou, Fall 2012, UCI Class 10.

Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.

IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.

By: Kyle Logan MEEN  Crystals have special desired optical and electrical properties  Growing single crystals to produce gem quality stones 

ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.

SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.

MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs November MonolithIC 3D Inc., Patents Pending.

Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.

THREE ATOMS THICK SEMICONDUCTING FILM How It’s Made “Using a technique called metal organic chemical vapor deposition. Already used widely in industry,

Course: Analog Circuit Design Time schedule: Mo We Th Office hours: We Exams: Feb. (2), Jun.-Jul. (2), Sep.

Ali Javey, SungWoo Nam, Robin S.Friedman, Hao Yan, and Charles M. Lieber Ting-Ta Yen.

Patterning - Photolithography

• Very pure silicon and germanium were manufactured

Wafer bonding (Chapter 17) & CMP (Chapter 16)

ALD for Industry Workshop

Prof. Jang-Ung Park (박장웅)

Semiconductor Fundamentals

Nanoscale Dielectric Films by Plasma Oxidation

From Sand to Electronics.

SUPPRESSING NONLINEARLY-DRIVEN INHOMOGENEITIES IN HIGH FREQUENCY CCP’s

1.6 Magnetron Sputtering Perpendicular Electric Magnetic Fields.

Processing for optical communication devices

SiC processing In Corial 200 series.

Layer Transfer Using Plasma Processing for SMART-Wafer

BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.

• Very pure silicon and germanium were manufactured

Epitaxial Deposition

Presentation transcript:

© 2008 Silicon Genesis Corporation. All rights reserved. SiGen Equipment & Applications SiGen Equipment & Applications

© 2008 Silicon Genesis Corporation. All rights reserved. SiGens technology enables the transfer of thin layers onto semiconductor or other material substrates 2 Plasma Bond Step: using a proprietary plasma-activation bond process. 3 Cleave Step (rT-CCP ): using a proprietary cleave process. 4 4 Surface Finishing Step: using a proprietary gas-phase non- contact smoothing process. 1 Cleave Plane Formation. 1 Donor Reclaim Surface Finish Cleave Wafer Bond Cleave Plane Formation Plasma-Activation ToolDB&C Tool. 3 2 Thin Layer Transfer Process

© 2008 Silicon Genesis Corporation. All rights reserved. Plasma activation bonding - Achieve equivalent bond strength at low temperatures 800 C High surface energy for bonding of various materials Proven HVM Process and systems –200mm and 300mm systems shipped Standalone Plasma-Activation Tool

© 2008 Silicon Genesis Corporation. All rights reserved. Standalone Plasma-Activation Tool

© 2008 Silicon Genesis Corporation. All rights reserved. rT-CCP - Low as-cleaved surface roughness - Uniform long range surface roughness Enables cleaving of dissimilar materials – SOQ, SOG, GeOI Proven HVM Process and systems – 200mm and 300mm systems shipped SiGens DB&C Tool

© 2008 Silicon Genesis Corporation. All rights reserved. SiGens DB&C Tool

© 2008 Silicon Genesis Corporation. All rights reserved. IP (Patents License) Layer-Transfer Technologies - Thin Layer-Transfer - Plasma Bonding - Layer-Transfer - Surface Finishing Equipment Technologies - Plasma Tool Technology - rT-CCP Cleave Tool Technology New Material Building Blocks - Strained-SOI - GeOI - SOQ - SOG - Si on CMOS SiGens Integrated Solution

© 2008 Silicon Genesis Corporation. All rights reserved. Cold Process – Allows unique dissimilar material systems Non-Contact Smoothing – Best ultra-thin SOI uniformity Plasma-Bonding – Excellent dry fusion bond specifications - Wide applicability in multiple fields - Unique In-Situ bond technology Proven Compatibility - With next-generation applications - With existing semiconductor process equipment Allow high-yield and cost-effective formation of 3D, SOI, SOQ, SOG, GeOI, and other material systems SiGens Innovations

© 2008 Silicon Genesis Corporation. All rights reserved. Semiconductor Applications Semiconductor Applications

© 2008 Silicon Genesis Corporation. All rights reserved. Multiple commercial license Development of strained-SOI ongoing 200mm and 300mm SOI proven in production New strained-SOI developed and being implemented 300mm SOI Wafer Strained-SOI (SSOI) SOI & Strained SOI Application

© 2008 Silicon Genesis Corporation. All rights reserved. Si-Si Hybrid Orientation Technology As-CleavedEPI-Smooth + Anneal direction (across and along view) DSB – Direct Silicon Bond

© 2008 Silicon Genesis Corporation. All rights reserved. Stacked CMOS/Device Structures SiGens layer-transfer can be used for building stacked devices - Build CMOS/Device substrate with interconnects - Deposit CVD oxide and polish - Bond & cleave silicon film ( Å range) - Post-cleave processing Deposit CVD Oxide/Polish 2 PA Bond 3 Processed CMOS Wafer 1 Cleave Wafer 4 Post Processing 5 Processed CMOS Substrate Donor Reclaim Cleavable Wafer Donor Wafer

© 2008 Silicon Genesis Corporation. All rights reserved. Quartz base substrate for optical and RF applications Single-crystal silicon layer Higher quality and performance for HDTV Projectors - Better brightness - Lower Cost - Higher Resolution - Faster speed - Higher circuit density Silicon on Quartz (SOQ) Application

© 2008 Silicon Genesis Corporation. All rights reserved. Large-Area Glass (SOG) 300mm Silicon Wafer Silicon Tile Silicon Tile [180mm x 230mm] Gen 2 Glass [370mm x 470mm] Gen 2 Glass [370mm x 470mm] Donor Tile Plates A C B