LHCb Online Meeting November 15th, 2000

Slides:



Advertisements
Similar presentations
G ö khan Ü nel / CHEP Interlaken ATLAS 1 Performance of the ATLAS DAQ DataFlow system Introduction/Generalities –Presentation of the ATLAS DAQ components.
Advertisements

High Speed Total Order for SAN infrastructure Tal Anker, Danny Dolev, Gregory Greenman, Ilya Shnaiderman School of Engineering and Computer Science The.
Protocols and software for exploiting Myrinet clusters Congduc Pham and the main contributors P. Geoffray, L. Prylli, B. Tourancheau, R. Westrelin.
Copyright© 2000 OPNET Technologies, Inc. R.W. Dobinson, S. Haas, K. Korcyl, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, K. Vella Testing and.
The LHCb Event-Builder Markus Frank, Jean-Christophe Garnier, Clara Gaspar, Richard Jacobson, Beat Jost, Guoming Liu, Niko Neufeld, CERN/PH 17 th Real-Time.
Remigius K Mommsen Fermilab A New Event Builder for CMS Run II A New Event Builder for CMS Run II on behalf of the CMS DAQ group.
CHEP04 - Interlaken - Sep. 27th - Oct. 1st 2004T. M. Steinbeck for the Alice Collaboration1/20 New Experiences with the ALICE High Level Trigger Data Transport.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Router Architectures An overview of router architectures.
Niko Neufeld, CERN/PH-Department
A TCP/IP transport layer for the DAQ of the CMS Experiment Miklos Kozlovszky for the CMS TriDAS collaboration CERN European Organization for Nuclear Research.
Jan 3, 2001Brian A Cole Page #1 EvB 2002 Major Categories of issues/work Performance (event rate) Hardware  Next generation of PCs  Network upgrade Control.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
“ PC  PC Latency measurements” G.Lamanna, R.Fantechi & J.Kroon (CERN) TDAQ WG –
Penn State CSE “Optimizing Network Virtualization in Xen” Aravind Menon, Alan L. Cox, Willy Zwaenepoel Presented by : Arjun R. Nath.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Srihari Makineni & Ravi Iyer Communications Technology Lab
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
1 Network Performance Optimisation and Load Balancing Wulf Thannhaeuser.
ECE 526 – Network Processing Systems Design Computer Architecture: traditional network processing systems implementation Chapter 4: D. E. Comer.
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
CS 4396 Computer Networks Lab Router Architectures.
LHCb front-end electronics and its interface to the DAQ.
2003 Conference for Computing in High Energy and Nuclear Physics La Jolla, California Giovanna Lehmann - CERN EP/ATD The DataFlow of the ATLAS Trigger.
LHCb DAQ system LHCb SFC review Nov. 26 th 2004 Niko Neufeld, CERN.
LNL 1 SADIRC2000 Resoconto 2000 e Richieste LNL per il 2001 L. Berti 30% M. Biasotto 100% M. Gulmini 50% G. Maron 50% N. Toniolo 30% Le percentuali sono.
Niko Neufeld, CERN/PH. Online data filtering and processing (quasi-) realtime data reduction for high-rate detectors High bandwidth networking for data.
The CMS Event Builder Demonstrator based on MyrinetFrans Meijers. CHEP 2000, Padova Italy, Feb The CMS Event Builder Demonstrator based on Myrinet.
Networking update and plans (see also chapter 10 of TP) Bob Dobinson, CERN, June 2000.
DAQ interface + implications for the electronics Niko Neufeld LHCb Electronics Upgrade June 10 th, 2010.
1 Farm Issues L1&HLT Implementation Review Niko Neufeld, CERN-EP Tuesday, April 29 th.
LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Exploiting Task-level Concurrency in a Programmable Network Interface June 11, 2003 Hyong-youb Kim, Vijay S. Pai, and Scott Rixner Rice Computer Architecture.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
1 Event Building L1&HLT Implementation Review Niko Neufeld, CERN-EP Tuesday, April 29 th.
DAQ Overview + selected Topics Beat Jost Cern EP.
Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.
DAQ & ConfDB Configuration DB workshop CERN September 21 st, 2005 Artur Barczyk & Niko Neufeld.
Artur BarczykRT2003, High Rate Event Building with Gigabit Ethernet Introduction Transport protocols Methods to enhance link utilisation Test.
Introduction to DAQ Architecture Niko Neufeld CERN / IPHE Lausanne.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
The Evaluation Tool for the LHCb Event Builder Network Upgrade Guoming Liu, Niko Neufeld CERN, Switzerland 18 th Real-Time Conference June 13, 2012.
DHH at DESY Test Beam 2016 Igor Konorov TUM Physics Department E18 19-th DEPFET workshop May Kloster Seeon Overview: DHH system overview DHE/DHC.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
HTCC coffee march /03/2017 Sébastien VALAT – CERN.
Straw readout status Run 2016 Cover FW SRB FW.
Gu Minhao, DAQ group Experimental Center of IHEP February 2011
MPD Data Acquisition System: Architecture and Solutions
High Performance and Reliable Multicast over Myrinet/GM-2
LHCb and InfiniBand on FPGA
High Rate Event Building with Gigabit Ethernet
Controlling a large CPU farm using industrial tools
RT2003, Montreal Niko Neufeld, CERN-EP & Univ. de Lausanne
CMS DAQ Event Builder Based on Gigabit Ethernet
Evolution of S-LINK to PCI interfaces
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
The LHCb Event Building Strategy
Example of DAQ Trigger issues for the SoLID experiment
LHCb Trigger and Data Acquisition System Requirements and Concepts
John Harvey CERN EP/LBC July 24, 2001
Event Building With Smart NICs
Status of GbE Peripheral Crate Controller
LHCb Trigger, Online and related Electronics
Network Processors for a 1 MHz Trigger-DAQ System
Myrinet 2Gbps Networks (
TELL1 A common data acquisition board for LHCb
Cluster Computers.
Presentation transcript:

LHCb Online Meeting November 15th, 2000 Event Building Status Niko Neufeld LHCb Online Meeting November 15th, 2000

Done Evaluate AceNIC throughput performance Implement event building in the NIC and run it between 2 PCs Tested 1 on 1 event building over a switch (Foundry FastIron) in the CMS testbed Fixed protocol with Readout Unit Presented results at DAQ 2000, submitted paper to TNS, finished and submitted Mariannas thesis (let’s keep our fingers crossed for her!) Niko NEUFELD CERN, EP

Alteon Tigon 2 Features Development environment Dual R4000-class processor running at 88 MHz Up to 2 MB memory GigE MAC+link-level interface PCI interface Development environment GNU C cross compiler with few special features to support the hardware Source-level remote debugger Niko NEUFELD CERN, EP

Test Setup PC/Linux CPU Mem PCI CERN Network GbE NIC Niko NEUFELD CERN, EP

Performance of Alteon NIC Can fill the wire at any given frame size (from 64 to 9000 bytes) Can send out frames at a frequencies of up to 1.4 MHz For frames bigger than 512 bytes more than 95% of nominal bandwidth available for data (practically 100% for >8000 Jumbo frames) Niko NEUFELD CERN, EP

NIC 2 NIC Performance Niko NEUFELD CERN, EP

Event Building Algorithm Assembles events out of fragments from a known number of sources Handles an adjustable amount of events concurrently (limited only by buffer space) Implements “Implicit + Time-out Completion” Uses “scatter/gather” capabilities of NIC’s DMA engine to concatenate the fragments into the host’s memory Niko NEUFELD CERN, EP

Algorithm ? Polling Start Procedure New fragment New event fragment NO still in the table Fragment out of time Collect the fragment YES Decrement sources Add new event descriptor Check for missing fragments in previous events Niko NEUFELD CERN, EP

Performance NIC 2 NIC Average time per fragment 11.65 us Niko NEUFELD CERN, EP

Event Building Achievements Event building on a smart NIC at a frequency of incoming fragments of almost 100 KHz has been demonstrated Event building at Gigabit speed for fragments bigger than ~1100 bytes Code Optimization ongoing (9 us/frag have already been achieved) Niko NEUFELD CERN, EP

Being done Reorganisation of the software NFS exported volume for easy plug-in in test-bed environments Consistent use of several firmware versions Improve debugging/monitoring tools Add printf like capability Niko NEUFELD CERN, EP

To be done* Learn more about flow control in the Foundry switch Do a full scale test on the CMS test stand (16 on 16) *(hopefully before the LHCb week ) Niko NEUFELD CERN, EP

GigE simulation of the Readout network Very simple Ptolemy simulation exists Uses Atlas GigE Base classes Uses simple crossbar switch Is modeled after the Myrinet simulation To be done: add all functional features of the existing models (throttling etc.) Study Atlas behavioural switch models Niko NEUFELD CERN, EP