HallD Collaboration Meeting Jefferson Lab December 11-13, 2003

Slides:



Advertisements
Similar presentations
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Advertisements

The MAD chip: 4 channel preamplifier + discriminator.
The Taiwan group Institute of Phys, Academia Sinica: Wen-Chen Chang, Yen-Chu Chen, Da-Shung Su Ling-Tung U: Ting-Hua Chang Committed responsibility: Build.
Status of the LAV electronics G. Corradi, C. Paglia, D. Tagnani F. Gonnella, M. Raggi INFN LNF F. Gonnella, M. Raggi INFN LNF Photon Veto WG CERN 13/12/2011.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
ATF2 Q-BPM System 19 Dec Fifth ATF2 Project Meeting J. May, D. McCormick, T. Smith (SLAC) S. Boogert (RH) B. Meller (Cornell) Y. Honda (KEK)
MICE CM26 March '10Jean-Sebastien GraulichSlide 1 Detector DAQ Issues o Achievements Since CM25 o DAQ System Upgrade o Luminosity Monitors o Sequels of.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.
15th Dec, 2007DAE-SNP07 S.S.Upadhya1 Electronics and Data Acquisition system for prototype INO-ICAL detector A.Behere1, V.B.Chandratre1, S.D.Kalmani2,
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.
Gif++ CR tracker setup G. Aielli for the RPC collaboration.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
DC12 Commissioning Status GOALS: establish operating conditions, determine initial calibration parameters and measure operating characteristics for the.
06/07/041 F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J. Barbosa
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Cosmic Ray Tests at RAL AFE-IIt Firmware Development VLSB Firmware Development Summary.
HV-Splitter for RENO Project S. Stepanyan, 김우영 경북대학교 Y.Kim Sejong University May-2008.
ECL trigger for Super Belle B.G. Cheon (Hanyang U)‏ KEK 1 st open meeting of the Super KEKB Collaboration.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Hall D Online Meeting 9 August 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division Mission Who’s Who.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
CM19 Vassil Verguilov DAQ Status  Progress  DAQ  Next steps  Summary.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
Nuclear Instrumentation. CEU 2014 Waikoloa Resort Hawaii.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
GlueX Collaboration May05 C. Cuevas 1 Topics: Infrastructure Update New Developments EECAD & Modeling Tools Flash ADC VXS – Crates GlueX Electronics Workshop.
Electronics for Range System Prototype Tests A. Piskun ITEP, Moscow, 28 April, 2010.
Overview of E906 Electronics, Readouts, and DAQ System E906 DAQ workshop Ting-Hua Chang (7/6 – 7/7/2009)
"North American" Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Electronics for Range System Prototype Tests
Novosibirsk, September, 2017
ECAL Front-end development
Jean-Sebastien Graulich, Geneva
RIBF DAQ Hidetada Baba.
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Data Acquisition (DAQ) Status
INO TRIDAS presentations
QUARTIC TDC Development at Univ. of Alberta
EMC Electronics and Trigger Review and Trigger Plan
GlueX Electronics Review Jefferson Lab July 23-24, 2003
Slot number is not critical. Traditionally, Slot 2: ADC,
JLAB Front-end and Trigger Electronics
Front-end electronic system for large area photomultipliers readout
Tutorial on the Ortec 935 Quad Constant Fraction Discriminator
Fernando J. Barbosa F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J.
RPC Front End Electronics
BESIII EMC electronics
FEE Electronics progress
RPC Front End Electronics
RPC FEE The discriminator boards TDC boards Cost schedule.
RPC Electronics Overall system diagram Current status At detector
PHENIX forward trigger review
Presentation transcript:

HallD Collaboration Meeting Jefferson Lab December 11-13, 2003 R. Chris Cuevas Physics Division Group Leader -- Fast Electronics Recent Activities: F1-TDC Production News VME Discriminator/Scaler Module 4/21/2019 Hall D Collaboration, December 2003 --R.C. Cuevas

Hall D Collaboration, December 2003 --R.C. Cuevas F1TDC Production Progress Order placed for fifty (50) modules in September 2003 Contract awarded to Catalyst Manufacturing, Inc. Site visit on November 6th, 2003 4/21/2019 Hall D Collaboration, December 2003 --R.C. Cuevas

Hall D Collaboration, December 2003 --R.C. Cuevas F1TDC Production Progress Site Visit Photos 6-Nov-2003 4/21/2019 Hall D Collaboration, December 2003 --R.C. Cuevas

Hall D Collaboration, December 2003 --R.C. Cuevas 4/21/2019 Hall D Collaboration, December 2003 --R.C. Cuevas

Hall D Collaboration, December 2003 --R.C. Cuevas F1TDC Test Details Two 1st Article Boards will be inspected and tested thoroughly After JLAB approval, remaining 48 boards will be assembled Test ‘station’ has been prepared. FPGA code will have to be loaded on each board. DAQ routines are established and will provide functional testing for each production board. Full crate testing and multi module [Block Read] testing will also be performed. F1 will require further testing before loading on-board EEPROM with final initialization data. 4/21/2019 Hall D Collaboration, December 2003 --R.C. Cuevas

VME Discriminator/Scaler ‘New Product’ VME Discriminator/Scaler 4/21/2019 Hall D Collaboration, December 2003 --R.C. Cuevas

Hall D Collaboration, December 2003 --R.C. Cuevas 4/21/2019 Hall D Collaboration, December 2003 --R.C. Cuevas

VME Discriminator/Scaler Specification Highlights 16 Coaxial Analog Inputs -- DC coupled -- +/-2.5V -- 50 Ohm Termination VME Programmable Threshold [Common] -- 12 Bit DAC VME Programmable Pulse Width -- 8nS to 100nS VME Programmable Delay [ Discriminator Output ] 0nS to 250nS -- 8nS step size 2 Scaler Gates -- NIM level 2 scalers per discriminator channel used with Gate1 and Gate2 32 bit scaler width Analog multiplexer -- 1:16 -- VME control to monitor analog input signal Discriminator Output --> Differential ECL on standard 17 pair cable to TDC Read Registers for all voltages and temperature of module Single width 6U VME module format 4/21/2019 Hall D Collaboration, December 2003 --R.C. Cuevas