Introduction to CAFE Yu Hen Hu September 25, 2000.

Slides:



Advertisements
Similar presentations
Date of Birth Design Problem
Advertisements

Boolean Algebra Variables: only 2 values (0,1)
Inside the binary adder. Electro-mechanical relay A solid state relay is a switch that is controlled by a current. When current flows from A to B, the.
Logic Gate Objects This document contains various images created by Andrew C. M. Rodger, 4 October Tools used:LibreOffice Impress 3 Microsoft Powerpoint.
Princess Sumaya University
Truth Tables and Logic Gates. What are Logic Gates? Logic gates are components used in making logic circuits. Each gate has one or more inputs and produces.
Lab02 :Logic Gate Fundamentals:
Introduction to Computer Engineering ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.
ENGIN112 L7: More Logic Functions September 17, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 7 More Logic Functions: NAND, NOR,
Other Gate Types Why? Gate classifications
Announcements mid-term on Thursday 12:30 – be on time. Calculators allowed (required!) No assignment due this week Assignment 6 posted on Thursday Project.
Digital logic gates.
Department of Computer and Information Science, School of Science, IUPUI CSCI 240 Digital Logic.
Digital Logic Design Gate-Level Minimization
Lecture 6 More Logic Functions: NAND, NOR, XOR and XNOR
CS 151 Digital Systems Design Lecture 5 Boolean Algebra.
CHAPTER 2 LOGIC GATES.
Boolean Algebra and Logic Gates
Logic Gates.
GCSE Computing#BristolMet Session Objectives#5 MUST explain why data is represented in computer systems in binary SHOULD understand and produce simple.
(CSC 102) Discrete Structures Lecture 5.
Logic Circuits Situations to explain states What is a logic Gate
Logic Gates & Circuits. AND Gate Input AInput BOutput X AND Logic Gate AND Truth Table X = A. B AND Boolean Expression.
Chapter3: Gate-Level Minimization Part 2
Chapter 3 Digital Logic Structures
Karnaugh Map Adjacent Squares
topics Logic gates Gates types Universal gates
Computer Logic & Logic Gates Justin Champion. IITCT Contents Introduction to Logic Look at the different Logic Gates Summary.
01 Introduction to Digital Logic
Verilog Section 3.10 Section 4.5. Keywords Keywords are predefined lowercase identifiers that define the language constructs – Key example of keywords:
CS 121 Digital Logic Design
CS 121 Digital Logic Design
CS 121 Digital Logic Design
Princess Sumaya University
ELECTRONICS TECHNOLOGY Digital Devices I Karnaugh Maps
Node Optimization. Simplification Represent each node in two level form Use espresso to minimize each node Several simplification procedures which vary.
Min terms and logic expression
ENGIN112 L9: More Karnaugh Maps September 22, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 9 More Karnaugh Maps and Don’t Cares.
Cs 1110 Ch 4-1 Combinational Logic. ° Introduction Logic circuits for digital systems may be: °2°2 combinational sequential OR A combinational circuit.
Combinational Circuits ENEL 111. Common Combinationals Circuits NAND gates and Duality Adders Multiplexers.
CK Cheng Tuesday 10/2/02 CS 140 Lecture 2. Part I. Combinational Logic I) Specification –a. Language –b. Truth Table –c. Boolean Algebra –d. Incompletely.
Canonical Forms and Logic Miniminization
Lecture 4 Logic gates and truth tables Implementing logic functions
4.1 Conversion of English Sentences to Boolean Equations
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
©2004 Brooks/Cole FIGURES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the.
Introduction to CAFE Yu Hen Hu & C. R. Kime Revised October 9, 2001.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Basic Overview of VHDL Matthew Murach Slides Available at:
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Gates AND, OR, NOT NAND, NOR Combinational logic No memory A set of inputs uniquely and unambiguously specifies.
Discrete Systems I Lecture 09 Minterms and Decoders Profs. Koike and Yukita.
Combinational Circuits and Boolean
Lecture 4 Logistics Last lecture --- Boolean algebra Today’s lecture
ECE 2110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems
XOR, XNOR, and Binary Adders
CSE 311 Foundations of Computing I
Karnaugh Mapping Karnaugh Mapping Digital Electronics
CSE 370 – Winter Combinational Logic - 1
XOR, XNOR, & Binary Adders
Karnaugh Mapping Digital Electronics
Karnaugh Mapping Karnaugh Mapping Digital Electronics
Karnaugh Mapping Digital Electronics
XOR, XNOR, and Binary Adders
Lecture 4 Logistics Last lecture --- Boolean algebra Today’s lecture
Special Gates Combinational Logic Gates
Karnaugh Maps (K maps).
XOR, XNOR, and Binary Adders
Presentation transcript:

Introduction to CAFE Yu Hen Hu September 25, 2000

Introduction CAFÉ (Connection Arrays From Equations) is a Boolean functions simplification program that can simultaneously simplify a set of Boolean functions sharing the same set of Boolean variables. To use CAFÉ, you create an input file which consists of –Function specifications: A list functions to be minimized. Can be in Boolean equations, truth table, minterm, maxterm, or tabular form –Process specification: specify what kind of output you want

CAFÉ Syntax A sample CAFÉ program: Full Adder g=a*b, cout=g+p*cin. c s cout. Variables: case sensitive, but command is case in- sensitive. Boolean operators: -, ~, /: not *, &: AND $, ~&: XOR #: A*~B !, ~|: NOR +, |: OR () punctuation,: end equation.: end last equation

Function Specifications : –var_out = Boolean_expr. –Optional: dummy = all input variables AND together. : –Input var list. E.g. 3 a b cin. –var_out = minterm # : –Same as minterm : Input list: 3 a b c. x = 1x1 x10 = 000, dont cares : 4 a b c d. input variable 3 w x y 0 0 x – 0 x 1 x - 1 1

Process specifications and Commands Process specifications tells what format of the output should be. C: connection array E: equations T: truth table Advanced options: – K, L, R: not covered here. Terminal command in running CAFÉ: cafe infile outfile

An example Connection Arrays from Equations Sep :08:59 Page 1 File: adder1 Run Options: 1: adder1 2: 3 a b cin. 3: s = , 4: co = : 6: e s co. s = -a*-b*cin + -a*b*-cin + a*-b*-cin + a*b*cin co = b*cin + a*cin + a*b

Truth Table Output Connection Arrays from Equations Sep :39:37 Page 1 File: adder1 Run Options: 1: adder1 2: 3 a b cin. 3: s = , 4: co = : 6: t s co. 3 Input Variables 2 Output Variables 8 Cube Truth Table abc sc i o n