Mircea BogdanJuly 11, 20081 Crosstalk Test on CsI Front-End Cable Rev.B The University of Chicago.

Slides:

Advertisements

Similar presentations

TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST

Advertisements

The PL-259 Connector Amphenol Nickel Plated Body Silver Plated Pin

Slide 1 Insert your own content. Slide 2 Insert your own content.

TDC130: High performance Time to Digital Converter in 130 nm

From : Michel MATHIEU to : Luis HERVAS CABLING sub-D 37 M for trigger cables 1- strip the cable cutting off the external gaine on a length of about 7cm.

Analog and Digital Signals

1 Lecture 2 Transmission Line Characteristics 1. Introduction 2. Properties of Coaxial Cable 3. Telegraph Equations 4. Characteristic Impedance of Coaxial.

Universal LVDS ribbon cable Marc Defossez 12 th December 2005.

Introduction to Network

DESIGN CHALLENGES OF AN ADVANCED SPACEWIRE ASSEMBLY FOR HIGH SPEED INTER-UNIT DATA LINK Joachim Mueller, W.L. Gore&Associates

Amandeep Singh Computer Science Department,PCTE. Transmission Media Guided Media Unguided Media WCB/McGraw-Hill The McGraw-Hill Companies, Inc., 1998.

B.Satyanarayana, TIFR, Mumbai INO Collaboration. B.Satyanarayana BARC-TIFR INO meeting, TIFR, Mumbai November 9,

HDMI cables May 2009

FF - TB May 10th, L1 L0 FANOUT LOGIC ALICE general Trigger layout FEE LTU CTP L0 BUSY FEE L1 TTC vi VME BUS L2a, L2r L0 TTC ex CH A CH B L2a, L2r.

1 Designing for DVI General Applications Considerations.

1 Chapter Overview Network Cables Network Interface Adapters Network Hubs.

Audio Cables and Connectors. Common Audio Cables Balanced: Have two conductors and a shield or ground. Used for low impedance - balanced circuits (+4.

5.9 + = 10 a)3.6 b)4.1 c)5.3 Question 1: Good Answer!! Well Done!! = 10 Question 1:

Addition 1’s to 20.

Test B, 100 Subtraction Facts

DCN286 Introduction to Data Communication Technology Session 5.

1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

Bottoms Up Factoring. Start with the X-box 3-9 Product Sum

CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.

LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.

FVTX Power and cabling – a work-in-progress Task 1.0 – Pre-populate the Racks (Boose/Lenz/Jimmy) Low Voltage Racks2 (on order) Bias Voltage Rack1 (shared.

Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer

Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.

Setup of Gain Monitoring System with Mr. Uozumi Kobe Univ. Hiroko Ikeda 18,May 2007.

HF Cabling Upgrade Options T. Shaw 30-OCT HF 2012 Upgrade Meeting 30-OCT-10 T. Shaw.

Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.

BNCDB9 F Pin 1 – Center (Red)6 1 – Shield (Black)1 2 – Center (Yellow)8 2 – Shield (Black)3 D OMC Tip-Tilt Adaptor Cable BNC 1(1,6) BNC 2(3,8)

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.

HF Cable Selection T. Shaw 29-NOV Cabling Selection 4 cable schemes are under review 1.VPLSP cables; 24-pair, low skew, 100 ohm differential impedence.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,

12006 MAPLD International ConferenceSpaceWire 101 Seminar SpaceWire Physical Layer Issues 2006 MAPLD International Conference Washington, D.C. September.

Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.

1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.

DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

PACS IIDR 01/02 Mar 2001 PACS Cryo Harness1 U.Grözinger, D.Lemke, R. Hofferbert Max-Planck-Institut für Astronomie Heidelberg Based on input data from.

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.

FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse Shape Issues for the Tracker FED M. Noy Imperial.

Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 1 A Faster Digitizer System for the Hadron Blind Detector in the PHENIX Experiment Cheng-Yi Chi Nevis Lab.

1 H C A L HF Cable Plant Options HF Cable Plant Options December 22, 2010 T. Shaw.

1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.

Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.

Test Tube Activities at Ohio State (7/29/03) Amphenol/Spectra Strip will send two 10 m long samples of signal cable –With a (round) jacket, shielding –20.

14-BIT Custom ADC Board Rev. B

ECAL Front-end development

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

The University of Chicago

14-BIT Custom ADC Board JParc-K Collaboration Meeting

Multi-Function Connector Proposal (11-118r0)

Front-end electronic system for large area photomultipliers readout

VeLo Analog Line Status

14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.

BESIII EMC electronics

JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

TOF & BB FEE Safety Review

BUCKEYE has internal shift register which controls calibration

The QUIET ADC Implementation

A question about RS-485 AC termination

Presentation transcript:

Mircea BogdanJuly 11, Crosstalk Test on CsI Front-End Cable Rev.B The University of Chicago

Mircea BogdanJuly 11, Performed crosstalk test on two 12-ft long, cable assemblies, proposed for CsI: 9 Shielded Parallel Pair 28 Awg Stranded P/N: by Amphenol Spectra-Strip; 12 Shielded Twisted Pair 26 Awg Stranded P/N: PR 26AWG by Alpha Wire; Cable Assemblies manufactured with 78-Pin Positronic Connectors at one end and LEMO at other. Used 14-Bit ADC Board to record crosstalk signals on channels: 0,2,4,6,8,10,12,14,15, via VME readout. Board was used in free-run mode with no trigger, and 2,000 samples per test. Aggressor signals similar to the PMT pulses were applied in two ways: Single-Ended line drive using LeCroy428S; Differential line drive using an ad-hoc circuit with AD8139 (1Vpp-differential signal). Aggressor signals were applied only to one line at a time, with other lines terminated; Crosstalk Test on CsI Front-End Cable

Mircea BogdanJuly 11, Twisted-Pair Cable – Single Ended Drive: Vct ~ 60 LSBpp; Parallel-Pair Cable – Single Ended Drive: Vct ~ 250 LSBpp; Crosstalk Test on CsI Front-End Cable

Mircea BogdanJuly 11, Twisted-Pair Cable – Differential Drive: Vct ~ Noise Level; Parallel-Pair Cable – Differential Drive: Vct ~ 40 LSBpp; Note: This is the max crosstalk, recorded only in two channels. Crosstalk Test on CsI Front-End Cable

Mircea BogdanJuly 11, Same Conclusion A multi-line cable architecture for the CsI readout may require twisted pair cables, with differential line drivers on the front end. Crosstalk Test on CsI Front-End Cable