General Capability Parameters Feature Y2017 Y2018 Y2019 Standard

Slides:



Advertisements
Similar presentations
R&D CIRCUITS Advanced Technology Products and Services
Advertisements

1 New build-up technique with copper bump AGP Process.
1 Pixel Bus Development Atsushi Taketani RIKEN/RBRC 1.Who is working 2.Over view of pixel bus 3. Manufacture process 4. Issues 5. Development / Production.
SMG facility – 24k Square Feet. Drilling We have 7 fully automated Excellon Drilling/ Routing machines. The drilling program is generated from the customer.
What determines impedance ?
Printed Wiring Board Fabrication. Imaging For feature sizes less than 200μm, use photolithography process 1.Clean surface 2.Apply photoresist 3.Expose.
Contents Capability-PCB Capability-FPC and RFPC
CCTC MFG Capabilities & Technology Roadmap
Sierra Proto Express Introducing our Micro Electronics Division.
EELE 461/561 – Digital System Design
Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.
Background and Capabilities Presentation : Elreha GmbH was established in Hockenheim, Germany, designing and manufacturing temperature controls.
ASE Flip-Chip Build-up Substrate Design Rules
Global Expert Technologies. Contents Company Overview Commitments to Quality Manufacturing Facility Technical Capabilities.
IPC-2221 Annular Ring Requirements
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
Corporate Presentation Introduction OurPCB Tech Limited was found in 2005, it provides professional PCB&PCBA service for over than 1500 customers around.
General needs at CERN for special PCB’s Philippe Farthouat CERN.
Manufacturers Profile Prototype, small to medium, quick turn production in Taiwan High volume production in China available Certificates : ISO/TS
One Way Circuits Limited
Your PCB partner.
CHEER TIME ENTERPRISE (Taiwan IPO Listed No. 3229)
RD51 22/11/2011 RD51 22/11/2011 Your PCB partner RD51 22/11/2011.
Chamber PCB s, FEB s, Cooling, HV/LV Distribution 1)PCB designs-track widths, track to track distances … 2) Double sided and Multi layer, modular approach.
High Mix Low Volume High Tech. Shenzhen Sunshine Circuits Phase I Phase II ~1000km north of Shenzhen Sunshine. 3km to Long River New Factory in Jiujiang,
Ahead in PCB Production & Trade Sichuan Shenbei Circuit Technology co.,Ltd
BUILDING HDI STRUCTURES USING
Read-out boards Rui de Oliveira 16/02/2009 RD51 WG1 workshop Geneva.
Marco Bianchi, Maurizio Grimoldi - TVR - RD51 Collaboration Meeting, CERN 1 Professional Printed Circuit Boards and Value-Added Services TVR company presentation.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 13: PCB Design Oct 12, 2010 Some material from Mark Brehob.
Click to edit Master subtitle style 4/25/12 Thermal Management By using PLPCB technology with HEAVY Copper in PCB Pratish Patel CEO, Electronic Interconnect.
World Class Manufacturer of Printed Circuit Boards.
Customer Satisfaction is Always Our First Priority!
Part II: Using PCB Layout Software – Custom Component Libraries
Jack Fowler Spain Workshop 2003 Faraday Shielding for Barrel TRT Jack Fowler Duke University Spain Workshop
PLUG IN TO THE WIRELESS WORLD WISMO2D Shielding Parts Technology: metal sheet stamping and folding Frame : internal walls to isolate different RF areas.
IPC Conductor Width and Thickness The width and thickness of conductors on the finished printed board shall be determined on the basis of the.
Technology Road Map Imaging And Etching Trace / Space Outers * Current
Low Mass Rui de Oliveira (CERN) July
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Future HDI Project – Definition Stage
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
Tel: 惠州市永隆电路有限公司 Wing Lung(Hui Zhou)PCB CO.,Ltd.
TYPE 1 HDI Boards Design Rule
ASE ASE Flip-Chip Laminate Substrate Design ASE Flip-Chip Laminate Substrate Design Date : 07/15/03 Rev. H.
Low Mass Alice Pixel Bus Rui de Oliveira TE/MPE/EM 6/9/20161Rui de Oliveira Alice worshop.
11
Meeting MPGD April the © 2010 Eltos S.p.A. | Strada E, 44 - San Zeno Arezzo, Italy | tel | fax |
Effects of Component Rework on Reliability rev01 Khaw Mei Ming - Keysight HDP User Group Project Meeting 4 th May 2016 © HDP User Group International,
Workshop How to make a PCB
IPC Annular Ring Requirements An annular ring shall be required for all plated-through holes in Class 3 designs. The performance specifications.
Your Technology Experts…2017
April 4th , 2016 Seo, Dong-yoon SKKU EMC Laboratory
Update on the activities in Milano
Sierra Assembly Technology Inc.
ShenZhen SiSolver Technologies Co..Ltd
WEBENCH® Coil Designer
Your Technology Experts…2017
Introduce PCB Products of KC
Printed Circuit Board Design
ob-fpc: Flexible printed circuits for the alice tracker
DAEDUCK Micro via PCB
What determines impedance ?
Excellence PCB Co., Ltd Profile
Global Expert Technologies
2.1 DFM / 4L SBL FR4 RCC(80/12㎛) FR4(0.5t 1/1oz) (Unit : ㎛)
EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.
Kang Chen Technology CO.,LTD
Presentation transcript:

General Capability Parameters Feature Y2017 Y2018 Y2019 Standard Advanced Line Width/Space (um) 50/50 40/40 35/35 Impedance Tolerance 10% 8% Layer Count max(Traditional & HDI) 18L 20L 26L Thru hole size min (um) 100 75 Max Aspect Ratio (Through -hole) 0.1≤ Diam. < 0.2mm 4:1 6:1 8:1 0.2≤ Diam.< 0.3mm 10:1 0.3mm ≤ Diam. 12:1 Hole tolerance (um) PTH +/-75 +/-50 +/-37.5 N-PTH +/-25 +/-38 Hole to Hole accuracy (um) Pattern position Tolerance (um) Routing edge to edge tolerance (um) +/-100 Min space between board to board(mm) 1.6 1.2 1.0 0.8 Finished board thickness (mm) 0.2-3.0 0.15-3.2 0.1-3.5 Board thickness tolerance (mm) Bd thk ≥ 0.6mm +/-10% +/-8% Bd thk < 0.6mm +/-0.05 +/-0.03

PCB Heavy copper Capability Item Y2017 Y2018 Y2019 Standard Advanced Copper thk max 3oz 4oz 6oz Copper thk tolerance +/-10% Line Width/Space Min. (mm) 2oz 0.13 / 0.13 0.1 / 0.1 0.2 / 0.2 0.15 / 0.15 0.25 / 0.25 SMD Pad size 0.2 0.18 0.25 0.3 IL Copper thk 3oz OL Copper thk 4oz

High Density Interconnect Capability Item Y2017 Y2018 Y2019 Standard Advanced Laser via structure Via on Capping Stack via Any-Layer Max Layer count 12L 16L 18L Min Blind via size (mm) 0.1 0.075 Max Aspect Ratio 0.7 : 1 0.8 : 1 1 : 1 Min Blind via Capture pad (mm) D + 0.15 D + 0.13 Min Blind via Target Pad (mm) Filling via dimple value (um) ≤15 ≤10 Filling via dimple Stack via Any-layer Via on capping

Capability Roadmap (Surface Finish) Typical Value Supplier OSP 0.2~0.6um 0.2~0.35um Enthone Shikoku chemical ENIG Au:0.03~0.12um, Ni :2.5~5um ATO tech Selective ENIG ENEPIG Au : 0.05~0.125um, Pd : 0.05~0.125um, Ni :5~10um Chuang Zhi Hard Gold Au:0.2~1.5um , Ni : min 2.5um Tanaka Soft Gold Au:0.15~0.5um , Ni : min 2.5um Immersion Tin Min 1um Immersion Silver 0.15~0.45um Macdermid HASL & Lead free HASL (OS) 1~25um N/A OS = Out-sourced

Design Guideline (HDI BGA Design Trend) Status MP Prototype Prototype RD HDI BGA Design Trend BGA pitch 400um Pitch 350um Pitch 300um Pitch 400um Inner layer design OL: 0.35mm pitch OL: 0.4mm pitch cross 1 track IL: 0.4mm pitch cross 1 track IL: 0.35mm pitch IL: 0.4mm pitch cross 2 track IL: 0.3mm pitch cross 1 track Item Design Inner layer Laser via 100um 75um Line width/ Space 50/50um 40/40umm 40/40um 45/40um Laser pad D+150um D+130um D+125 D+100 Outer layer Line width/Space --- 50/75um ---- SM define SM open size 220um 200um 180um SM Coverage 50um 40um 35um Copper define Pad size 175um SM clearance 37.5um 25um SM Dam 125um

Design Guideline (HDI Design Guideline I) Unit: um Symbol Description Standard Advance A Laser via capture pad size 250 200 B Laser via hole size 100 75 C Laser via land pad size 220 D Minimum spacing between laser hole edge to laser hole edge (Same Net) E Minimum spacing between laser hole edge to laser hole edge (Different Net) F Minimum line width on outer layer 60 50 G Minimum line spacing on outer layer H Minimum line width on inner layer

Design Guideline (HDI Design Guideline II) Unit: um Symbol Description Standard Advance I Minimum line spacing on core layer 60 50 J Minimum buried via drill size 200 K Minimum buried via pad size D+200 D+150 L Minimum spacing between laser hole edge to buried drill hole edge (Same Net) 150 125 Minimum spacing between laser hole edge to buried drill hole edge (Different Net) 300 220 M Minimum spacing between laser hole center to board edge (Inner layer) 400 350 N Minimum spacing between laser hole center to board edge (Outer layer) Stamped/Routed edge

Design Guideline (HDI Design Guideline III) Unit: um Symbol Description Standard Advance O Minimum spacing between through VIA hole edge to PADs (Outer layer) (Different Net) 200 180 - Minimum layers build up thickness 60 0.8 : 1 Maximum layers build up thickness 80 Maximum Aspect ratio (dielectric thickness/laser hole size) 0.7 : 1 Minimum CCL thickness 75 50

Design Guideline (HDI Design Guideline IV) Unit: um Symbol Description Standard Advance - Minimum Cu thickness on outer layers (After plating) 25 20 (LW/LS<75/75) Minimum Cu thickness on inner layers 20 18 (LW/LS≤60/60) Minimum Cu thickness in Laser via holes 10 12 Minimum Cu thickness in buried via holes 15 18 Minimum Cu thickness in through holes 18 (LW/LS>75/75) 20 (LW/LS>75//75) 18 (LW/LS:60/60~75/75) 15 (LW/LS≤60/60)

Design Guideline (HDI Design Guideline V) Unit: um Symbol Description Standard Advance - Stack via 4step 7step Stagger via ALIC (Any Layer Inter Connect) 12L 14~16L Maximum Layer count (1+N+1) 18 20 Maximum Layer count (2+N+2) Maximum Layer count (3+N+3) Maximum Layer count (4+N+4)