Turning photons into bits in the cold

Slides:



Advertisements
Similar presentations
HIPPO, a Flexible Front-End Signal Processor for High-Speed Image Sensor Readout Carl Grace, Dario Gnani, Jean-Pierre Walder, and Bob Zheng June 10, 2011.
Advertisements

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
Lessons Learned from a Decade of SIDECAR ASIC Applications
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
CHARGE COUPLING TRUE CDS PIXEL PROCESSING True CDS CMOS pixel noise data 2.8 e- CMOS photon transfer.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
DC Characterization of CCD-Based Detectors for Use in Multi-Chip Focal Plane Arrays SDW 2005 June 2005, R. PhilbrickBall Aerospace & Technologies Corp.
Ph. Farthouat CERN ELEC 2002 ADC 1 Analog to Digital Conversion  Introduction  Main characteristics –Resolution –Dynamic range –Bandwidth –Conversion.
A compact, low power digital CDS CCD readout system.
CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.
November 12, Instrument Electronics Henrik von der Lippe Lawrence Berkeley National Laboratory November 11 th, 2003.
6mm 【 Development of Readout Electronics for MPPC 】 We report the read out electronics of MPPC( Multi-Pixel Photon Counter ). MPPC is a new photodetector.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Flow sensor circuitry Eduard Stikvoort 00/1A The work was done in Philips Reaearch Eindhoven.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
Mixed Signal Chip LAB.Kyoung Tae Kang Dynamic Offset Cancellation Technique KyoungTae Kang, Kyusun Choi CSE598A/EE597G Spring 2006.
DCDS for roundtable Paul Jorden 10 Oct 2013 Scientific Detector Workshop, Florence e2vMatthew Bastable and others RAL Matthew Clapp and others.
1 CPC2-CPR2 Assemblies Testing Status Tim Woolliscroft.
10/26/20151 Observational Astrophysics I Astronomical detectors Kitchin pp
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Technical Report High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and Engineering Department The Pennsylvania.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.
ASIC Activities for the PANDA GSI Peter Wieczorek.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.
Technical Report 4 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and.
EE140 Final Project Members: Jason Su Roberto Bandeira Wenpeng Wang.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
 13 Readout Electronics A First Look 28-Jan-2004.
CI Lecture Series Summer 2010 An Overview of IQ Modulation and Demodulation Techniques for Cavity LLRF Control.
- TMS - Temperature Monitoring System in Topix Olave Jonhatan INFN section of Turin and Politecnico P PANDA Collaboration Meeting December 9 th
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
PADME Front-End Electronics
Transient Waveform Recording Utilizing TARGET7 ASIC
Comparison Study of Bulk and SOI CMOS Technologies based Rad-hard ADCs in Space Feitao Qi , Tao Liu , Hainan Liu , Chuanbin Zeng , Bo Li , Fazhan Zhao.
A 12-bit low-power ADC for SKIROC
A General Purpose Charge Readout Chip for TPC Applications
14-BIT Custom ADC Board Rev. B
CTA-LST meeting February 2015
High speed pipelined ADC + Multiplexer for CALICE
High speed 12 bits Pipelined ADC proposal for the Ecal
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
R&D activity dedicated to the VFE of the Si-W Ecal
A Readout Electronics System for GEM Detectors
Basics of Converter Technology
ZTF CCD and Controller Performance
A First Look J. Pilcher 12-Mar-2004
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
EUDET – LPC- Clermont VFE Electronics
Status of n-XYTER read-out chain at GSI
Driving, conditioning and signal acquisition
STATUS OF SKIROC and ECAL FE PCB
Choix d’une architecture de CAN adaptée au MAPS
BESIII EMC electronics
Status of the CARIOCA project
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
Pingli Huang and Yun Chiu
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC
Presentation transcript:

Turning photons into bits in the cold Integrated signal processing and A/D conversion in one focal plane mounted ASIC Turning photons into bits in the cold 1/12/2019 Armin Karcher (LBNL)

Overview What is the CRIC 2 chip ? Why did we build it ? How does it work ? Multi slope integrator ADC Test results Linearity Noise Cross-talk Power consumption AC-coupling Cold performance Where we go from here Conclusion 1/12/2019 Armin Karcher (LBNL)

CRIC 2: 4 Channel CCD readout Pre-Amp CDS Multi-slope 13 Bit ADC Logic I/O Voltage Reference 1/12/2019 Armin Karcher (LBNL)

Why did we build it? The CRIC 2 chip is part of a fully-integrated detector readout system for the proposed SNAP space telescope. Integrating many detectors on a passively cooled focal plane strongly favors local readout with a micro-power ASIC. 1/12/2019 Armin Karcher (LBNL)

Readout electronics goals Low noise: Photometry: 2.8e rms (9.8mV) @100kHz Large dynamic range: 96dB from noise floor to 130ke well depth (16-bit) Readout frequency: 100 kHz & 50kHz Radiation tolerant: 10 kRad ionization (well shielded) Low power: ≈ 200mJ/image/channel ≈ 10mW/channel Operation at 140K and 300K Allow normal operation at 140K and chip testing at room temperature Compact Robust, space qualified 1/12/2019 Armin Karcher (LBNL)

Signal Path Voltage Reference Auto Gain Multi Slope Pipeline ADC 1/12/2019 Armin Karcher (LBNL)

Multi Slope Integrator 1/12/2019 Armin Karcher (LBNL)

Multi Slope Integrator >16 bits of dynamic range with 13 bit ADC Large signals are Poisson noise dominated Charge is conserved (no offset) Gain calibration at 3 points fully characterizes the system. 1/12/2019 Armin Karcher (LBNL)

ADC design Pipeline architecture Low power High resolution Compact 12 identical stages minimize layout effort All capacitor design is radiation tolerant 1/12/2019 Armin Karcher (LBNL)

Integral Nonlinearity 1/12/2019 Armin Karcher (LBNL)

Integral Nonlinearity deviation from line fit Note: 1 LSB ≈ 1e- ≈ 3.5 mV 1/12/2019 Armin Karcher (LBNL)

Differential Nonlinearity 1/12/2019 Armin Karcher (LBNL)

Noise Gain 32: Multislope dominated noise Less than 1 bit RMS ADC noise ! Gain 1 1/12/2019 Armin Karcher (LBNL)

Crosstalk Crosstalk of less than 2 ADU for a full-scale signal. This is at the measurement limit of our system. 1/12/2019 Armin Karcher (LBNL)

Power consumption Bandgap Reference  0.86 mW Reference Buffer  11.29 mW ADC  22.84 mW Preamp/Integrator  31.55 mW Total power less than 17 mW/channel 1/12/2019 Armin Karcher (LBNL)

AC Coupling Vref ClampR 200KW Chip input To CCD output stage On/off amplifier On/off C=1uF Clamp Vref Clamp is on during start up (CCD power up) to charge C, off afterwards. During normal operation: ClampR is closed only during the CCD reset level integration. On/off is closed only during CCD reset and video level integration. 1/12/2019 Armin Karcher (LBNL)

AC Coupling performance No observable change in gain - DC coupled: Gain = 3.5919 µV/ADU - AC coupled: Gain = 3.5916 µV/ADU No change in noise 1/12/2019 Armin Karcher (LBNL)

Voltage Reference Only 7mV variation in voltage during cooldown 1/12/2019 Armin Karcher (LBNL)

Cold Performance Noise at 298K: 2.23ADU Noise at 153K: 1.90ADU Noise reduction of ~15% Gain increase of ~5% 1/12/2019 Armin Karcher (LBNL)

Outlook Integration of digital control and timing is in process. Look for the CRIC3 chip next spring. Radiation testing is planned for this summer. A clock driver and bias generator chip (CLIC) is being developed to create a fully integrated focal plane readout system. 1/12/2019 Armin Karcher (LBNL)

CLIC chip in development 0V, 80V adj (Vsub dc) -5V, +15V adj (V clk) -5V, +10V adj (TG clk) Power supply (4V?) -5V, +10V adj (H clk) CLIC 0V, +5V adj (Output gate dc) -8V, +8V adj (SW clk) -8V, 0V adj (Reset gate clk) -15V, 0V adj (Reset drain dc) Input clock -25V,0 DC adj (Output drain dc) Config. data -20V,0 DC (p+ guard dc) 3.3V/2.5V (Analog/Dig) CRIC dc 1/12/2019 Armin Karcher (LBNL)

Conclusion Linearity is ~3.5µV (1 ADU) RMS 6.5µV cold noise is well below system goal Excellent crosstalk: -95dB The CRIC2 CCD readout chip meets all design requirements! 1/12/2019 Armin Karcher (LBNL)