clock DELAY CPLD RS232 DEBUG 4x 8way DIL CLOCK ~50 MHz ASYNC SW

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality.

J. Jones (Imperial College London), Alt. GCT Mini-Meeting GCT Source Card.

J. Jones (Imperial College London), Alt. GCT Mini-Meeting Source Card Design Status and Plans.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

Sundance Multiprocessor Technology SMT702 + SMT712.

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,

DAQ Hardware Status 9 September 2008 Matt Warren Valeria Bartsch, Veronique Boisvert Maurice Goodrick, Barry Green, Bart Hommels, Marc Kelly, Andrzej Misiejuk,

PCB Layout Design. PCB Layout Special Layout Considerations 4 in.

First Paper in 1984 on FADCS FADC Cost Power RAM Power ECL TTL Narrow & Deep Need: Wide & Shallow More Expensive then FADC.

7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

CALICE C&C PROPOSAL - DRAFT -4- FOR COMMENTS & CORRECTIONS A) CLOCK : a) 3x EXTERNAL INPUTS : 1) 1x Diff. LVDS ( 2x SMA ) 2) 1x LVTTL/CMOS (?) ( 1x Lemo.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.

South Bridge North Bridge I2CI2C SPI GPIO I2CI2C SPI GPIO FTSH Micro-B SMA JTAG USB Clock RJ45 GPIO RGMII AFE Analog UART.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

South Bridge North Bridge I2CI2C SPI GPIO I2CI2C SPI GPIO FTSH Micro-B SMA JTAG USB Clock RJ45 GPIO RGMII AFE Analog UART.

DAC5688 EVM testing. DAC5688 EVM Equipments 2x Signal Generator with 1GHz output 1x Spectrum analyzer 3x rail power supply with 1.8V, 3.3V, and 5V 4x.

J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.

CCB to OH Interface M.Matveev Rice University November 12,

Net+Os v5.1 with GHS 3.5 & GNU. What it is… Inter Release that allows you to run Net+Os on 7520 based targets… The BSP has been restructured to make it.

CCB to OH Interface M.Matveev Rice University February 22,

VC707 Evaluation Kit Xilinx Virtex-7 In_0 GTX MHz IDELAY 8B/10B Serilizer 7 0 7IDELAY 0=>K28.5 0=>K28.1 D(15:0) K(1:0) 8B/10B IDELAYCTRL LHC_Clk.

FPGA Ethernetlink to DAQ level translation SMA/ LEMO RJ45 TLU Virtex 6 6 HDMI fanout HDMI OUT e.g. DCC-fanout HDMI IN Xilinx ML605-Board global clock trigger.

DAQ PC CALICE DAQ architecture Detector Unit : ASICs DIF : Detector InterFace connects Generic DAQ and services LDA : Link / Data Aggregator – fanout /

4 Starting Tips to Keep Your Car in Top Condition

Toward a DAQ for the DHCAL m³ (in Test Beams)

IAPP - FTK workshop – Pisa march, 2013

Veto Readout Electronics-The Big Picture

Interesting use-cases

Plans for TLU v0.2.

CoBo - Different Boundaries & Different Options of

Task T - CMS at LHC Global Calorimeter Trigger

AIDA (mini) Trigger/Timing Logic Unit (mini TLU)

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

Ext. +5V / 3A Power Conn. VME J1 VME J2 40-pin DIL HEADER USB MCU JTAG

Debug & Download DIL for USB MCU

هاLC نمونه 3: شرکتActel (Act-1): A0 A1 قابليت پياده سازي

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

Digital Atlas Vme Electronics - DAVE - Module

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

DAC38J84 EVM LMK04828 Dual Nested 0 Delay PLL Setting

Design Considerations

Trigger system Marián Krivda (University of Birmingham)

40-pin DIL BREAK-OUT HEADER (incl. 4x diff. pairs 2V5 LVDS ) 3 32

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

Clock MGTREFCLK VIRTEX7_A/B MGTREFCLK KINTEX7_C 110 MGT3 1 (9) 210

PCB-1 HEADER / CONNECTOR

CLK-IN<1-0> 2x LEMOs 00

Interfacing Data Converters with FPGAs

Ext. +5V / 3A Power Conn. VME J1 VME J2 40-pin DIL HEADER USB MCU JTAG

16 ( incl. 2x diff. pairs 2V5 LVDS )

The New Trigger/GPS Module for the EEE Project

CLK-IN<1-0> 2x LEMOs 00

Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.

A new Trigger/GPS Unit for the EEE Project

Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.

' · · ,.-.., '' !'",. -,..._ ·-.·-...;.· -

Custom Mezzanine for the MTF7 Processor

Presentation transcript:

clock DELAY CPLD RS232 DEBUG 4x 8way DIL CLOCK ~50 MHz ASYNC SW AUTO/ XTAL SW LVDS on SMA LVTTL on Lemo 8x LVDS on HDMI NIM/TTL on Lemo MPX +PLL 8x LVDS on SMA 2x LVTTL on Lemo ~50 MHz 2x NIM on Lemo X-TAL ASYNC clock LVDS on SMA SW 8x LVDS on HDMI ECL on 2pin Lemo DELAY Controls (SYNCCMD, BUSY-IN etc) 4x LVDS on SMA 4x NIM on Lemo 4x 4 SW-2 5->1 4 8x LVDS on HDMI GEN (was BUSY) LVDS on SMA CPLD (Xilinx Coolrunner XCR3128XL-7) SW-3 2->1 NIM on Lemo 8x LVDS on HDMI o/c TTL on Lemo 4 SPARE (DATA_D2L) 8x LVDS on HDMI LVTTL on Lemo RS232 PCB Header DEBUG 4x 8way DIL