31/08/2016 5622 GaAs and 5629 GaAs growth 5622 GaAs,

Slides:



Advertisements
Similar presentations
PMMA & HSQ trend chart December 2012 Sangeeth kallatt.
Advertisements

Creating Snow flake structures using EBL Date:January 2011 by:Lejmarc Snowball Principle Investigator:Dr. William Knowlton for:Nanoscale Materials and.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Carbon Nanotube Electronics
Lampoly etch profiles Courtesy of Rishi Kant (Coral name: rik) Performed: 11/18/08 Wafer: Silicon substrate patterned with a thermal oxide hard mask (6000.
Jan M. Yarrison-Rice Physics Dept. Miami University/University of Cincinnati Raith 150 User Meeting Stanford University September 29 & 30, 2003 A Novice’s.
MEMS Fabrication and Applications Brought to you by: Jack Link & Aaron Schiller Date delivered on: Friday the third of May, 2013 ABSTRACT: Taking a brief.
McGill Nanotools Microfabrication Processes
National Science Foundation Thin Film Electrolytes for Energy Devices Jane P. Chang, University of California, Los Angeles, DMR Outcome: Researchers.
CNT Based Solar Cells MAE C187L Joyce Chen Kari Harrison Kyle Martinez.
Spin Dependent Transport Properties of Magnetic Nanostructures Amédée d’Aboville, with Dr. J. Philip, Dr. S. Kang, with Dr. J. Philip, Dr. S. Kang, J.
IC Process Integration
University of California Santa Barbara Yingda Dong Molecular Beam Epitaxy of Low Resistance Polycrystalline P-Type GaSb Y. Dong, D. Scott, Y. Wei, A.C.
EE235 Presentation I CNT Force Sensor Ting-Ta YEN Feb Y. Takei, K. Matsumoto, I. Shimoyama “Force Sensor Using Carbon Nanotubes Directly Synthesized.
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
April 27, O’Dwyer, C. et al. Bottom-up growth of fully transparent contact layers of indium tin oxide nanowires for light emitting devices. Nature.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
GaAs Photocathode: Transfer Design Collaboration Meeting 6/10/2010.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Conductive epitaxial ZnO layers by ALD Conductive epitaxial ZnO layers by ALD Zs. Baji, Z. Lábadi, Zs. E. Horváth, I. Bársony Research Centre for Natural.
1. Wafer clean 2. Thermal oxidation 3. PR coating and patterning, Mask #1 4. Wet BOE etching SiO2 Dry RIE etching low stress nitride 5. Positive resist.
ME342E Class update IR Grating Group 7/13/2006. Characterizations performed ► Al deposition thickness (got 120 nm) ► LTO deposition thickness (.6-.8 um)
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Pinning Effect on Niobium Superconducting Thin Films with Artificial Pinning Centers. Lance Horng, J. C. Wu, B. H. Lin, P. C. Kang, J. C. Wang, and C.
ALD for Conformal and High Aspect Ratio Coverage Bryan (Insun) Park Mentor: J Provine 01/12/2011 EE412.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Microfabrication Home exercise #3 Return by Feb 21st, 22 o’clock
Crystal α-Si 3 N 4 / Si-SiO x core-shell / Au-SiO x peapod-like axial triple heterostructure Tian-Xiao Nie, †, ‡ Zhi-Gang Chen, ‡ Yue-Qin Wu, † Yanan Guo,
Process technology. Process Technology 2 MMIC-HEMT, ETH Zürich Electrical nm contacts, Uni Basel Luft InP 70 nm DFB Laser, WSI München Applications: Nano.
Date of download: 11/12/2016 Copyright © 2016 SPIE. All rights reserved. A sketch of a micro four-point probe with integrated CNTs in situ grown from nickel.
Scaling
Why MOCVD and GaAs nanowires?
Basic Planar Processes
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
Prof. Jang-Ung Park (박장웅)
ALD Fiji for Conformality Test
Simplified process flow for bonding interface characterization
Microfabrication Home 3 exercise Return by Feb 5th, 22 o’clock
Microfabrication Home exercise 1
Etching Processes for Microsystems Fabrication
SEMICAPS DIFFRACTIVE SIL
Etching of patterned SiO2 film by diluted HF
CMOS Process Flow.
Silicon Epitaxial Wafer for Discrete
Chapter 1 & Chapter 3.
Date of download: 11/12/2017 Copyright © ASME. All rights reserved.
Process Flow for ESS5810 AMSF
Electron-beam lithography with the Raith EBPG
Electron-beam lithography with the Raith EBPG
Fab. Example: Piezoelectric Force Sensor (1)
Report from CNM activities
Summary of Samples Photolithography Samples: EBL Samples:
Nanoscale Dielectric Films by Plasma Oxidation
VISTA work in Ulm since Jan. 2002
Nanocrystal Diamond SEE Layer for MCP’s
Progress of ALD Group for MCP
Electron-beam lithography with the Raith EBPG
Tong Zuo, Xiaoliang Li, Soumil Shah, Advisor: Prof. Xingguo Xiong
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Micro-Electro-Mechanical-Systems
Space Figures and Drawings
Chapter 1.
Studies of Interface Structure and Properties of Thin Films
SILICON MICROMACHINING
Thermal oxidation Growth Rate
an average length about 1.3 um and 80 nm in diameter.
Pt-dse NANO recipe 50 cycles
Laboratory: A Typical Oxidation Process
2. SEM images of different SiNW structures 3.Results and discussion
Manipulation of multiple micro/nano objects using patterned SNE
Presentation transcript:

31/08/2016 5622 GaAs and 5629 GaAs growth 5622 GaAs, 08.07.2016 Wet etch process flow to create hole pattern PMMA resist for e-beam ALD oxide 25 nm 5629 GaAs, 30.08.2016 Dry etch process flow to create hole pattern ZEP resist for e-beam

5622 GaAs No nanowire growth  due to not completely open holes (15 nm depth of holes is below 25 nm SiO2 film) Large Poly GaAs crystals Triangles on the surface of SiO2  effect of high temperature?

2. 5629 GaAs Bird eye Bird eye Nanowire growth only in one square (Diam 100, Pitch 300) Length – 2-4 um, diameter 100 nm Still a lot of poly GaAs, one square is fully covered by GaAs (Diam 150, Pitch 300) Triangles on the surface of SiO2  effect of high temperature?  increase of SiO2 thickness for next samples top Bird eye

Conclusions Dry etch process flow works fine to create the holes, confirmed by the grown nanowires Increase SiO2 to 30 nm  done for next 2 wafers Next steps Another sample with the same process flow as 5629 is ready for the growth 2 GaAs wafers are ready for etching step to produce holes. Will be ready by next week (12 samples)