Computer Science 210 Computer Organization

Slides:



Advertisements
Similar presentations
The CPU The Central Presentation Unit What is the CPU?
Advertisements

ADDER, HALF ADDER & FULL ADDER
Modular Combinational Logic
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
The Logic Machine We looked at programming at the high level and at the low level. The question now is: How can a physical computer be built to run a program?
Computing Components 01/26/11. Announcements & Reminders Programs 1 due Friday, 9/2/11 What is my late policy? Proxy Codes for Labs  You should be able.
Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Computer Science 210 Computer Organization The Arithmetic Logic Unit.
CS 105 Digital Logic Design
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.
Computer Architecture and Organization Introduction.
Computer Science 210 Computer Organization The von Neumann Architecture.
Computer Organization & Programming Chapter4 Combinatorial Components.
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
Week 2.  Understand what the processor is and what it does.  Execute basic LMC programs.  Understand how CPU characteristics affect performance.
ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
1 Arithmetic Logic Unit ALU. 2 The Bus Concept 3 CPU Building Blocks  Registers (IR, PC, ACC)  Control Unit (CU)  Arithmetic Logic Unit (ALU)
The Central Processing Unit (CPU) and the Machine Cycle.
Arithmetic Logic Unit (ALU) Anna Kurek CS 147 Spring 2008.
Computer Science 101 Computer Systems Organization ALU, Control Unit, Instruction Set.
Lecture 18: Hardware for Arithmetic Today’s topic –Intro to Boolean functions (Continued) –Designing an ALU 1.
A four function ALU A 00 ADD B MUX SUB 11 Result AND OR
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
1 Outline Bus Transfer Memory Transfer Microoperations.
CPU The Central Processing Unit (CPU), has 3 main parts: Control Unit Arithmetic and Logic Unit Registers. These components are connected to the rest.
Logic Design / Processor and Control Units Tony Diep.
Appendix C Basics of Digital Logic Part I. Florida A & M University - Department of Computer and Information Sciences Modern Computer Digital electronics.
Computer Architecture Lecture 9 MIPS ALU and Data Paths Ralph Grishman Oct NYU.
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
Gates AND, OR, NOT NAND, NOR Combinational logic No memory A set of inputs uniquely and unambiguously specifies.
3.13 How many output lines will a five-input decoder have?
MIPS ALU. Exercise – Design a selector? I need a circuit that takes two input bits, a and b, and a selector bit s. The function is that if s=0, f=a. if.
Simple ALU  Half adder  Full adder  Constructing 4 bits adder  ALU does several operations  General ALU structure  Timing diagram of adder  Overflow.
Multiplexer.
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
1 The ALU l ALU includes combinational logic. –Combinational logic  a change in inputs directly causes a change in output, after a characteristic delay.
Combinational Circuits
Lecture 11: Hardware for Arithmetic
Computer Science 210 Computer Organization
More Devices: Control (Making Choices)
Computer Science 210 Computer Organization
Homework Reading Machine Projects Labs
Combinational Logic Circuits
The Processor and Machine Language
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
Instructors: Randy H. Katz David A. Patterson
Computer Science 210 Computer Organization
5. Combinational circuits
ECEG-3202 Computer Architecture and Organization
Enemies make you stronger, allies make you weaker. Frank Herbert
Lecture 11: Hardware for Arithmetic
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
ECEG-3202 Computer Architecture and Organization
Computer Organization
13 Digital Logic Circuits.
Homework Reading Machine Projects Labs
Tri-state buffer A circuit which allows an input to go to output when desired Otherwise it behaves as if “nothing” is connected to the wire An equivalent.
COMS 361 Computer Organization
Combinational Circuits
Arithmetic Circuits.
Computer Architecture Assembly Language
Computer Architecture
Presentation transcript:

Computer Science 210 Computer Organization Control Circuits (Decoder and Multiplexer) Arithmetic and Logic Unit (ALU)

Control Circuits Control circuits are special circuits that are used to control other circuit components. Enable or disable components. Select one of many components. Determine which operation is performed. Two types we’ll study now: Decoders Multiplexers

Decoder N input lines 2N output lines Each setting of the input lines “selects” one of the output lines to be 1 with the other output lines being 0.

Decoder O0: _ _ I1 I0 O1: _ I1 I0 O2: _ I1 I0 O3: I1 I0 O0 I1 O1 O2 I0

Some uses of decoders The inputs could be bits of a memory address, and the decoder could select the memory cell to activate. The inputs could be bits in an instruction telling what type of operation is to be performed, and the decoder could activate the appropriate machine components.

Multiplexer (Mux) 2N input lines N control lines 1 output line The control lines “select” which of the input lines is “passed on” to the output.

Construction of 4-input Mux 1. Decoder with controls as inputs

2. Add an input to each AND gate

3. Send outputs to an OR gate. C1 C0 I0 I1 I2 I3 O

Some uses of multiplexers Select which of several computers connected to single printer can print. Decide which of several completed operations should be sent to the output.

Arithmetic and Logic Unit (ALU) Most of the calculations performed in the hardware are done in the ALU Can do arithmetic (addition or substraction) and logic simultaneously Select a result based on a machine code (a sequence of bits)

ALU Building Blocks NOT Gate AND Gate Multiplexer OR Gate

1-Bit Logical Unit Operation Result 0 1 0 - And Operation 1 - Or

1-Bit ALU with Addition O p e r a t i o n C a r r y I n a 1 R e s u l 1 R e s u l t 2 b C a r r y O u t

32 bit ALU

What about subtraction (a – b) ? Two's complement approach: just negate b and add one. How do we negate?

32 bit ALU binvert binvert O p e r a t i o n C a r r y I n a 1 R e s u l t b + 2 1 C a r r y O u t binvert = 1, carryin = 1, operation = 2, gives a + ~b + 1 = a - b

High Order 1-Bit ALU (with overflow hardware) n v e r t O p e r a t i o n C a r r y I n a 1 R e s u l t b 2 1 Overflow C a r r y O u t

For Monday Circuits for Memory