Valeria Bartsch UCL David Decotigny LLR Tao Wu RHUL

Slides:



Advertisements
Similar presentations
Off-detector & Software development of DAQ System for the EUDET calorimeters Tao Wu On behalf of CALICE-UK Collaboration.
Advertisements

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea Status of the Data Concentrator.
ODR Status 29 July 2008 Matt Warren Valeria Bartsch, Barry Green, Andrzej Miesijuk, Tao Wu.
1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.
CALICE - DAQ communication & DAQ software V. Bartsch (UCL) for the CALICE DAQ UK group outline: options for network / switching clock control: SEUs DAQ.
DOOCS framework for CALICE DAQ software Valeria Bartsch, Tao Wu UCLRHUL.
Figure 1.1 Interaction between applications and the operating system.
Update on the Data Acquisition System development in the UK Valeria Bartsch, on behalf of CALICE-UK Collaboration.
DOOCS DAQ software for the EUDET prototype Valeria Bartsch (UCL) Andrzej Misiejuk (RHUL) Tao Wu (RHUL)
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
Minutes DAQ software discussion - 16/10/08. Priorities - to be ready before testbench is ready- LDA - ODR - DIF device server disentanglement (Tao, Barry,
Development of the DAQ software for the technical prototype: Status & Outlook Valeria Bartsch UCL.
Data Acquisition Systems for Future Calorimetry at the International Linear Collider Matt Warren, on behalf of CALICE-UK Collaboration.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Future DAQ Directions David Bailey for the CALICE DAQ Group.
GBT Interface Card for a Linux Computer Carson Teale 1.
Update on Database Issues Peter Chochula DCS Workshop, June 21, 2004 Colmar.
CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.
Application Block Diagram III. SOFTWARE PLATFORM Figure above shows a network protocol stack for a computer that connects to an Ethernet network and.
The Alternative Larry Moore. 5 Nodes and Variant Input File Sizes Hadoop Alternative.
Project Objectives  Create a GUI application that: Opens a mySQL database and visualize its content using a table view Enable a pre-defined set of queries.
Recent developments of communication between DOOCS & ODR B Valeria Bartsch M Andrzej Misiejuk W Tao Wu.
C o n f i d e n t i a l 1 Course: BCA Semester: III Subject Code : BC 0042 Subject Name: Operating Systems Unit number : 1 Unit Title: Overview of Operating.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Process Architecture Process Architecture - A portion of a program that can run independently of and concurrently with other portions of the program. Some.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London CALICE a calorimeter.
MICE CM28 Oct 2010Jean-Sebastien GraulichSlide 1 Detector DAQ o Achievements Since CM27 o DAQ Upgrade o CAM/DAQ integration o Online Software o Trigger.
Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.
1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
Event Management. EMU Graham Heyes April Overview Background Requirements Solution Status.
ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ROD Test Stand Lukas Tomasek LBL
1 Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
Written by : Oren Frenkel Intel Confidential ® C CD SDS.
Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea.
DHCAL Acquisition with HaRDROC VFE Vincent Boudry LLR – École polytechnique.
Nat 4/5 Computing Science Software
DIF – LDA Command Interface
Chapter Objectives In this chapter, you will learn:
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
CMS DCS: WinCC OA Installation Strategy
CALICE DAQ Developments
Pilot Watcher Product Overview V5.3
Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,
Calicoes Calice OnlinE System Frédéric Magniette
Chapter 2 Database System Concepts and Architecture
How to connect your DG to EDGeS? Zoltán Farkas, MTA SZTAKI
AHCAL Beam Interface (BIF)
LCGAA nightlies infrastructure
Testbeam Timing Issues.
Status of the Data Concentrator Card and the rest of the DAQ
C. de La Taille IN2P3/LAL Orsay
CALICE/EUDET Electronics in 2007
Tao Wu CALICE Collaboration Meeting Prague, 11-13/Sep/2007
Process-to-Process Delivery:
Operating Systems Chapter 5: Input/Output Management
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Paul Dauncey With Jamie Ballin and Matt Noy
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Process-to-Process Delivery: UDP, TCP
Chapter 13: I/O Systems.
Presentation transcript:

Development of the DAQ software for the technical prototype: Status & Outlook Valeria Bartsch UCL David Decotigny LLR Tao Wu RHUL Andrzej Misiejuk RHUL

Overview over the task - DOOCS software used as framework- http://tesla.desy.de/doocs/doocs.html User Interface Program Middle Layer Hardware interface hardware

Overview over the task DAQ software to steer whole system Host PC PCIe ODR Detector Unit DIF LDA Detector Unit DIF C&C Storage Detector Unit DIF LDA Host PC PCIe ODR Detector Unit DIF DOOCS GUIs & steering DOOCS DAQ software to steer whole system (especially needed in test beams): store all data needed in runs, connections make connections to hw & configure it control & change the state of the hw deliver interfaces for experts & shifters Database

Task Overview Done: ENS naming service understood and working on a distributed system ODR device server & well tested: reading and writing LDA emulator Implementation of error handling GUIs

Task Overview Being done now Data handling - Configuration/Device/Data DB C&C device server ODR state machine Not yet, needs h/w development LDA device server DIF device server Full state machine

Hardware interface ODR layer first accessible layer e.g. ECAL Slab Hardware interface DIF LDA ODR layer first accessible layer ODR ready since last summer Demonstrator for the ODR with a LDA emulator shown at the Manchester meeting Opto ODR Opto PC Driver DOOCS hardware interface DOOCS

Overview over the ODR interface DAQ PC communication between different parts of DOOCS by RPCs configuration files used to find different parts of the system ODR ODR Control Interface store to disk Sockets DOOCS device server RPC Control Room PC GUIs ENS naming service RPC

ODR, LDA and DIF device server - envisaged connection with DOOCS - e.g. ECAL Slab ODR, LDA and DIF device server - envisaged connection with DOOCS - DIF ODR driver LDA Opto ODR device server LDA device server DIF device server ODR Opto a different socket for each device server instance: 1 ODR socket, 4 LDA sockets, 32 DIF sockets ODR driver needs to detect from where signal is coming and where signal is going PC Driver DOOCS hardware interface DOOCS

ODR, LDA and DIF device server - hardware, firmware, driver solutions - How to implement scenario the ODR driver, ODR firmware, hardware: Firmware: can easily distinguish between upstream (LDA/DIF data) and ODR data Firmware needs to be tweaked a little for this ODR driver: can look at upstream data can distinguish between LDA and DIF data

Error handling - XError GUI interface - it is understood how to use Xview alarm handling in DOOCS some examples have been implemented for the ODR device server

Database for DAQ Database handles: Connection between devices File storage Runs Device configurations Resulting in a complicated entity diagram Database implementation: MYSQL chosen as database type InnoDB chosen for safe multithread use, backups Connection Pool chose to access with several threads

Clock and Control Card Device Server David Decotigny device server exists registers can be read/written names are assigned as written in design document no tests on real card up to now error handling still missing at the moment Properties = Registers need to have more friendly interface for shifters

Conclusion & Outlook ODR device server used as guineapig in order to test and implement all features needed Error handling: done GUIs: developed Database access: started State machine: to be developed New device servers to follow soon when hardware is ready: Design concepts: understood CCC device server: waiting for real device to test LDA device server: only emulator exists (how realistic is it?) DIF device server: waiting for real device

Backup slides

Overview over the ODR interface one device server can have many instance all connecting to different ports and hostnames using 2 threads: one for receiving, one for sending on the socket sockets format chosen to build an interface to the ODR and the LDA ODR ODR Control Interface store to disk ENS naming service Sockets RPC DOOCS device server Build Socket Stream Send configuration Recv data Send & Recv in 2 threads

Database Access Start connection pool eq_init_prolog(); Start connection pool MYSQL Database EqFctODR::init()‏ EqFct * eq_create database contains connections of the devices EqFctODR::update(); refresh_epilog();

Runs and files 1 1 n 1 DataFile File FileLocation CRC CRC Type Size 1 1 n 1 DataFile File FileLocation CRC CRC Type Size Bunch Train No Content Status EndTime Name Status Path Host n 1..n n 1 1 1..n Run Config Run Run Type Run No Run Type Energy Particle ID End Time Run Type Configuration extended on next page

Configuration & Devices & DCC for DHCAL 1 n 1 1 n ODR LDA DIF Port Number Hostname Fixed Prop I Fixed Prop N Fixed Property I Fixed Property N n n n n n n ODR Config LDA Config DIF Config ODR Config ID LDA Config ID DIF Config ID n n n n n n ODR Properties LDA Properties DIF Properties Property I Property II Property III Property I Property II Property III Property I Property II Property III

DIF 1 n n AHCAL chip DHCAL chip ECAL chip Fixed Prop I Fixed Prop N Fixed Property I Fixed Property N n n n n n n AHCAL Chip Config DHCAL Chip Conf ECAL Chip Config AHCAL Chip Conf ID DHCAL Chip Conf ID ECAL Chip Conf ID n n n n n n AHCAL Properties DHCAL Properties ECAL Properties Property I Property II Property III Property I Property II Property III Property I Property II Property III

State machine What we need to do to ramp up for data taking: Send hardware handshake to check connections (could also be done by getting conf.) Let file database know about run number Tell ODR which run number we have right now to put it into the file name Send conf. Receive automatic acknowledgement or send getConfiguration command

State Analysis State = Idle suceed failed Transition = Handshake Transition = PowerDown State = Ready Transition = SendRunNumber Transition = EndRun State = Running Transition = StartConfiguration Transition = EndConfiguration State = Configured Transition = BunchTrainStart Transition = BunchTrainEnd State = InBunchTrain

Transition: Handshake establish connections DAQ PC DAQ PC DAQ PC RC Conf DB

Transition: StartRun read system status DAQ PC DAQ PC DAQ PC Conf DB Send run number to ODR software, Make new run number plus unique in file database (filename = [run_number + unique identifier]) and fill in configurations

Transition: StartConfiguration DAQ PC DAQ PC DAQ PC file file file Conf DB Extract conf files for all device servers from db, Recheck that configuration has been received

ODR, LDA and DIF device server - hardware, firmware, driver solutions - different control/configuration data paths because ODR firmware can distinguish between data flow to/from ODR and upstream LDA data flow ODR firmware ODR data flow ODR driver (caldata)

Methods of the device server eq_init_prolog(); The init() method is call for every location during startup of the server. Initialization of the hardware may be done here EqFctODR::init()‏ during startup of the server to create the locations, properties loaded. EqFct * eq_create This update method usually does the real work in a DOOCS server. It runs in a loop over all locations EqFctODR::update(); refresh_epilog();