High-linearity W-band Amplifiers in 130 nm InP HBT Technology

Slides:



Advertisements
Similar presentations
6-k 43-Gb/s Differential Transimpedance-Limiting Amplifiers with Auto-zero Feedback and High Dynamic Range H. Tran 1, F. Pera 2, D.S. McPherson 1, D. Viorel.
Advertisements

An NLTL based Integrated Circuit for a GHz VNA System
Communication Circuits Research Group
High efficiency Power amplifier design for mm-Wave
Design of a Low-Noise 24 GHz Receiver Using MMICs Eric Tollefson, Rose-Hulman Institute of Technology Advisor: Dr. L. Wilson Pearson.
Development of THz Transistors & ( GHz) Sub-mm-Wave ICs , fax The 11th International Symposium on.
CSICS 2013 Monterey, California A DC-100 GHz Bandwidth and 20.5 dB Gain Limiting Amplifier in 0.25μm InP DHBT Technology Saeid Daneshgar, Prof. Mark Rodwell.
T. Chalvatzis, University of Toronto - ESSCIRC Outline Motivation Decision Circuit Design Measurement Results Summary.
RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department.
1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.
Y. Wei, M. Urteaga, Z. Griffith, D. Scott, S. Xie, V. Paidi, N. Parthasarathy, M. Rodwell. Department of Electrical and Computer Engineering, University.
Characteristics of Submicron HBTs in the GHz Band M. Urteaga, S. Krishnan, D. Scott, T. Mathew, Y. Wei, M. Dahlstrom, S. Lee, M. Rodwell. Department.
Slide 19/3/2002 S. Xie, V. Paidi, R. Coffie, S. Keller, S. Heikman, A. Chini, U. Mishra, S. Long, M. Rodwell Department of Electrical and Computer Engineering,
An Integrated Solution for Suppressing WLAN Signals in UWB Receivers LI BO.
40 GHz MMIC Power Amplifier in InP DHBT Technology Y.Wei, S.Krishnan, M.Urteaga, Z.Griffith, D.Scott, V.Paidi, N.Parthasarathy, M.Rodwell Department of.
Slide 1 V. Paidi Department of Electrical and Computer Engineering, University of California, Santa Barbara High Frequency Power Amplifiers.
2013 IEEE Compound Semiconductor IC Symposium, October 13-15, Monterey, C 30% PAE W-band InP Power Amplifiers using Sub-quarter-wavelength Baluns for Series-connected.
Chart 1 A 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P DC Ratio Zach Griffith, M. Urteaga, R. Pierson, P. Rowell,
48.8mW Multi-cell InP HBT Amplifier with on-wafer power combining at 220GHz Thomas Reed, Mark Rodwell University of California, Santa Barbara Zach Griffith,
2.4GHz Single Balanced Mixer Andrew Bacon Jacqueline Griffin John Stone.
Chihou Lee, Terry Yao, Alain Mangan, Kenneth Yau, Miles Copeland*, Sorin Voinigescu University of Toronto - Edward S. Rogers, Sr. Dept. of Electrical &
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Design of LNA at 2.4 GHz Using 0.25 µm Technology
New MMIC-based Millimeter-wave Power Source Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Shou-Hsien Weng, Ho-Yeh Chang (NCUEE),
Agenda Introduction Overview of RF Design Process Case Study: RF Front-End  Low-Noise Amplifier (LNA)  Duplexer  Power Amplifier Measurement for Design.
Single-stage G-band HBT Amplifier with 6.3 dB Gain at 175 GHz M. Urteaga, D. Scott, T. Mathew, S. Krishnan, Y. Wei, M. Rodwell. Department of Electrical.
An Ultra-Wide-Band GHz LNA in 0.18µm CMOS technology RF Communication Systems-on-chip Spring 2007.
87 GHz Static Frequency Divider in an InP-based Mesa DHBT Technology S. Krishnan, Z. Griffith, M. Urteaga, Y. Wei, D. Scott, M. Dahlstrom, N. Parthasarathy.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
1 Integrated Circuits for Wavelength Division De-multiplexing in the Electrical Domain 1 H.C. Park, 1 M. Piels, 2 E. Bloch, 1 M. Lu, 1 A. Sivanathan, 3.
ADS Design Guide.
Student Paper Finalist TU3B-1
High-Speed Track-and-Hold Circuit Design October 17th, 2012 Saeid Daneshgar, Prof. Mark Rodwell (UCSB) Zach Griffith (Teledyne)
A 1.5-V 6-10-GHz Low LO-Power Broadband CMOS Folded-Mirror Mixer for UWB Radio H.-W. Chung, H.-C. Kuo, and H.-R. Chuang Institute of Computer and Communication.
A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity Yoon, J.; Kim, H.; Park, C.; Yang, J.; Song, H.; Lee, S.; Kim, B.; Microwave Theory.
W-band InP/InGaAs/InP DHBT MMIC Power Amplifiers Yun Wei, Sangmin Lee, Sundararajan Krishnan, Mattias Dahlström, Miguel Urteaga, Mark Rodwell Department.
V. Paidi, Z. Griffith, Y. Wei, M. Dahlstrom,
A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio
Chart 1 A 204.8GHz Static Divide-by-8 Frequency Divider in 250nm InP HBT Zach Griffith, Miguel Urteaga, Richard Pierson, Petra Rowell, Mark Rodwell*, and.
A GHz Fourth-Harmonic Voltage-Controlled Oscillator in 130nm SiGe BiCMOS Technology Yang Lin and David E. Kotecki Electrical and Computer Engineering.
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
MMIC design activities at ASIAA Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Ho-Yeh Chang (NCUEE), Ping-Cheng Huang, Che-Chung.
Jinna Yan Nanyang Technological University Singapore
Urteaga et al, 2001 Device Research Conference, June, Notre Dame, Illinois Characteristics of Submicron HBTs in the GHz Band M. Urteaga, S. Krishnan,
Amplifiers Amplifier Parameters Gain = Po/Pi in dB = 10 log (Po/Pi)
Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
© Sean Nicolson, BCTM 2006 © Sean Nicolson, 2007 A 2.5V, 77-GHz, Automotive Radar Chipset Sean T. Nicolson 1, Keith A. Tang 1, Kenneth H.K. Yau 1, Pascal.
185 GHz Monolithic Amplifier in InGaAs/InAlAs Transferred-Substrate HBT Technology M. Urteaga, D. Scott, T. Mathew, S. Krishnan, Y. Wei, M. Rodwell. Department.
December 1997 Circuit Analysis Examples 걼 Hairpin Edge Coupled Filter 걼 Bipolar Amplifier 걼 Statistical Analysis and Design Centering 걼 Frequency Doubler.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
VI. HIGH-EFFICIENCY SWITCHMODE HYBRID AND MMIC POWER AMPLIFIERS:
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Transimpedance Amplifiers in CMOS Technology
Ultra-low Power Components
Communication 40 GHz Anurag Nigam.
A High-Dynamic-Range W-band
Input Stages for Radio Systems (Low Noise Amplifiers) (LNAs)
Lets Design an LNA! Anurag Nigam.
Ultra Wideband Power Amplifiers in 130 nm InP HBT Technology
CSE598A Analog Mixed Signal CMOS Chip Design
Variable Gain CMOS LNA MOREIRA E SILVA, Paulo Marcio, DE SOUSA, Fernando Rangel Introduction Simulation.
A Novel 1. 5V CMFB CMOS Down-Conversion Mixer Design for IEEE 802
Nonlinearities for current-steering DACs
RF Front End Radio Design- Simulations and Specifications
5.8GHz CMOS 射頻前端接收電路 晶片設計實作 5.8GHz CMOS Front-End Circuit Design
A 24 GHz Low Noise Amplifier: Design, Construction, and Testing
DS4-T1 FRONT-END TECHNOLOGIES
High frequency signal source with characteristics suitable for THz Applications and Measurements(VNA) Department of Communication Engineering research.
KFPA CDR R. Norrod Feb 27, 2008.
Presentation transcript:

High-linearity W-band Amplifiers in 130 nm InP HBT Technology Robert Maurer1, Seong-Kyun Kim1, Miguel Urteaga2, and Mark J. W. Rodwell1 UC Santa Barbara1 Teledyne Scientific Company2

Motivation 1-50 GHz High-Dynamic-Range Dual-Conversion Receiver 100 GHz IF for widely tunable receiver bandwidth System dynamic range limited by IF chain IP3 & noise

Design Goals System Requirements: Preferably with: High IIP3 > 24 dBm (100 GHz, >5 GHz BW) Gain > 6 dB Preferably with: Low Noise Figure Limited chip space/power consumption

Design Strategy How do we achieve such high IP3 at 100 GHz? Approach: High speed 130 nm InP HBT technology Common emitter Pseudo-differential 2nd Harmonic output short-circuit Strong inductive degeneration Sacrifices gain for linearity Partly converges noise & S11 tuning

TSC 130 nm InP HBTs How does this contribute to linearity? Extremely high-speed technology   How does this contribute to linearity? High speed: 13.5 dB MAG/MSG at 100 GHz (2 mA/μm of LE) High maximum available/stable gain Can sacrifice gain for linearity: inductive emitter degeneration. Degeneration also converges tuning for optimum noise and minimum S11

Pseudo-Differential Single-ended Single-ended design: Ground Via Inductance prevents true RF ground Power supply lines de-tune output network Poor power supply isolation Instability, unwanted interstage coupling Vcc power supply line   stub tuning Out True differential design: Provides RF virtual ground Must be stable for differential and common-mode Emitter stub likely capacitive in common-mode In Differential Out- Out+ Pseudo-differential design: No common-mode instability problem Power-supply is virtual ground In+ In- Emitter Stub Rbias -Vee

2nd Harmonic Short Circuit High-linearity: Want linear gain at design frequency ωo   Don’t want 3rd order distortion IM3 near design frequency ωo   What about 2nd order distortion IM2 at frequency 2ωo? ?   IM2 itself is out-of-band, but mixing with fundamental adds extra cubic term to Vout 2nd harmonic tone contributes to IM3, degrades IP3

2nd Harmonic Short-Circuit λ/4 transmission line: open circuit at ωo short circuit at 2ωo Eliminates IM2, which removes an IM3 mechanism ~2-3 dB IP3 improvement

IC layout Amplifier layout Degenerated HBT Emitter inductance base collector 4-finger HBT input balun Emitter inductance 2nd harmonic short

Die layout Input & output baluns: single-ended on-wafer probing Back-to-back balun test structure for de-embedding Overall Die: 1.1 mm x 0.72 mm Differential Amplifier: 0.46 mm x 0.47 mm Back-to-back Baluns S21 = -2.4 dB @ 100 GHz PDC = 200 mW (100 mA, 2V)

S-Parameters S21 S11, S22, S12 Simulated: amplifier without baluns Measured: amplifier with baluns De-embedded: measurements corrected to remove balun attenuation Measured S21 of 6-7 dB, close to simulation

Noise Figure Measurements (scalar calibration: frequency ripple) Measured noise figure of 7-8.5 dB, close to simulation

IP3 Measurements OIP3 is 21-22 dBm, 4-5 dB lower than simulation

Comparison Very few reported mm-wave high linearity amplifiers 350 nm Si BiCMOS1 180 nm Si CMOS2,3 250 nm GaN HEMT4 150 nm GaN HEMT5 CB AlGaAs/GaAs HBT6 100 nm InGaAs HEMT7 This Work Linearized InP HBT8 100 nm InP HEMT9 130 nm InP HBT (This Work) Very few reported mm-wave high linearity amplifiers High speed InP/InGaAs transistors pushing frequency limits O. Nizhnik, et. al. APMC 20071, M. Zavarei, et. al. ICECS 20112, R. Huang, et. al. APCCAS 20143, W. Chang, et. al. APMC 20134, K. Kobayashi, et. al. JSSC 20165, Y. Kwon, et. al. M&GW Letters 19966, F. Canales et. al. IMS 20137, K. Kobayashi, et. al. JSSC 19998, K. Nishikawa, et. al. IMS 20069

High-Linearity W-band Amplifier 100 GHz IFA for mm-wave dual conversion receiver Enabled by high-speed 130 nm InP HBTs S21 of 6.4 dB, OIP3 of 22 dBm, Noise figure of 7 dB OIP3/PDC ratio of 0.79 at 100 GHz Among first reported W-band high-linearity amplifier results Thanks to Teledyne Scientific & Imaging for IC fabrication!

Thank you!!

Amplifier Design (Receiver) Input balun base collector 4 x 5 μm per cell 2nd harmonic short emitter inductive line

2md generatin design 1st design 2nd design HBT Cell Size 4 X 5 μm 8 X 5 μm S21* (dB) 6 6.5 OIP3* (dBm) 26 31 IIP3* (dBm) 20 24 IDC* (mA) 100 57 PDC* (mW) 200 114 Noise Fig.* (dB) 7.3 Core Area (μm X μm) 414 X 502 380 X 458 (simulated) Increased cell size + Reduced current density = Improved performance

Pseudo-Differential Single-ended approach: True differential approach: Power supply lines detune output network Poor power supply isolation  instability, inter-stage coupling True differential approach: Power-supply virtual ground prevents coupling & de-tuning Potential for common-mode instability problems Pseudo-differential approach: No common-mode instability Power-supply is virtual ground

IC layout Degenerated HBT Amplifier layout 4-finger HBT base collect 4-finger HBT input balun Emitter inductance 2nd harmonic short

2-tone W-band Measurements On-wafer 2-tone W-band IP3 measurement testbench constructed from WR-10 waveguide components Fundamental tone f1 generated w/ PNA & freq. extender heads Fundamental f2 generated w/ synthesizer, a doubler, and a tripler Fundamentals combined with a “magic tee” combiner W-band output downconverted to 1 GHz IF Fundamental output & 3rd harmonic tone observed with spectrum analyzer

2-tone W-band Measurements

2-tone IP3 Measurements IP3 measurements performed at f1 = 94, 96, 98, 100 GHz f2 kept 100 MHz above f1

High-Linearity W-band Amplifier 100 GHz IF Amplifier in dual conversion receiver 6.4 dB gain, 15.5 dBm IIP3 (Δ 100 MHz) at 100 GHz 6.8 dB Noise Figure @ 95 GHz OIP3/PDC ratio of 0.79 Among first reported results for IP3 in W-band