More Devices: Control (Making Choices)

Slides:



Advertisements
Similar presentations
The CPU The Central Presentation Unit What is the CPU?
Advertisements

Machine cycle.
Part 4: combinational devices
ADDER, HALF ADDER & FULL ADDER
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
DH2T 34 Computer Architecture 1 LO2 Lesson Two CPU and Buses.
Microprocessor and Microcontroller Based Systems Instructor: Eng.Moayed N. EL Mobaied The Islamic University of Gaza Faculty of Engineering Electrical.
Chapter 5: Computer Systems Organization Invitation to Computer Science, Java Version, Third Edition.
The Logic Machine We looked at programming at the high level and at the low level. The question now is: How can a physical computer be built to run a program?
1 Sec (2.1) Computer Architectures. 2 For temporary storage of information, the CPU contains cells, or registers, that are conceptually similar to main.
Chapter 0 Introduction to Computing
Computing Components 01/26/11. Announcements & Reminders Programs 1 due Friday, 9/2/11 What is my late policy? Proxy Codes for Labs  You should be able.
Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.
Chapter2 Digital Components Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Computer Science 210 Computer Organization The Arithmetic Logic Unit.
KEY COMPONENTS OF A COMPUTER SYSTEM ANDREW LOLAVAR.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
D75P 34R HNC Computer Architecture 1 Week 9 The Processor, Busses and Peripherals © C Nyssen/Aberdeen College 2003 All images © C Nyssen /Aberdeen College.
Chapter 5: Computer Systems Organization Invitation to Computer Science, Java Version, Third Edition.
Computer Science 210 Computer Organization The von Neumann Architecture.
Computer Organization & Programming Chapter4 Combinatorial Components.
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
Introduction to Computing Systems from bits & gates to C & beyond The Von Neumann Model Basic components Instruction processing.
Digital Logic Structures MOS transistors logic gates functional units of a computer.
ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Computer Organization - 1. INPUT PROCESS OUTPUT List different input devices Compare the use of voice recognition as opposed to the entry of data via.
Computer Science 101 Computer Systems Organization.
Computer Science 101 Computer Systems Organization ALU, Control Unit, Instruction Set.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
A four function ALU A 00 ADD B MUX SUB 11 Result AND OR
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
CS 1308 – Computer Literacy and the Internet Building the CPU.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
Lecture 10: Computer Design Basics: The ALU and the Shifter Soon Tee Teoh CS 147.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
3.13 How many output lines will a five-input decoder have?
Multiplexer.
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
Combinational Logic Circuits
Computer Science 210 Computer Organization
Computer Architecture
The fetch-execute cycle
The Processor and Machine Language
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
Functional Units.
Enemies make you stronger, allies make you weaker. Frank Herbert
Chapter 5: Computer Systems Organization
Multiplexers Anindya IE CSE.
Computer Organization
Tri-state buffer A circuit which allows an input to go to output when desired Otherwise it behaves as if “nothing” is connected to the wire An equivalent.
Levels in Processor Design
Levels in Processor Design
Combinational Circuits
Arithmetic Circuits.
Computer Science. The CPU The CPU is made up of 3 main parts : Cache ALU Control Unit.
Presentation transcript:

More Devices: Control (Making Choices) Computer Science 101 More Devices: Control (Making Choices)

Control Circuits Control circuits are special circuits that are used to control other circuit components. Enable or disable components. Select one of many components. Determine which operation is performed. Two types we’ll study now: Decoders Multiplexors

Decoder N input lines 2N output lines Each setting of the input lines “selects” one of the output lines to be 1 with the other output lines being 0.

Decoder O0: _ _ I1 I0 O1: _ I1 I0 O2: _ I1 I0 O3: I1 I0 O0 I1 O1 O2 I0

Some uses of decoders The inputs could be bits of a memory address, and the decoder could select the memory cell to activate. The inputs could be bits in an instruction telling what type of operation is to be performed, and the decoder could activate the appropriate machine components.

Multiplexer (Mux) 2N input lines N control lines 1 output line The control lines “select” which of the input lines is “passed on” to the output.

Construction of 4-input Mux 1. Decoder with controls as inputs

2. Add an input to each AND gate

3. Send outputs to an OR gate. C1 C0 I0 I1 I2 I3 O

Some uses of multiplexors Select which of several computers connected to single printer can print Decide which of several completed operations should be sent to the output

Arithmetic and Logic Unit (ALU) p e r a t i o n C a r r y I n Three operations (AND, OR, +) are run simultaneously A mux selects the output of one of them, based on control codes a 1 R e s u l t 2 b C a r r y O u t