ECAL EUDET MODULE Summary talk

Slides:



Advertisements
Similar presentations
Vanel Jean-Charles LLR – IN2P3 08 / 12 / 2004 : Calice Meeting Desy ECAL prototype status Calice ECAL Prototype Status Silicon sensors : Production Reception.
Advertisements

CALICE Dave Bailey. Aims and Objectives Develop the technology to build a high- resolution tracking calorimeter for ILC experiments Main thrusts: –Testbeam.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
J-C. BRIENT (LLR) 1  Introduction with pictures  Prototype design and construction  R&D on the design of the full scale calorimeter CALICE - ECAL silicon-tungsten.
Victoria04 R. Frey1 Silicon/Tungsten ECal Status and Progress Ray Frey University of Oregon Victoria ALCPG Workshop July 29, 2004 Overview Current R&D.
Mechanical Status of ECAL Marc Anduze – 30/10/06.
David Bailey Manchester. Summary of Current Activities UK Involvement DAQ for SiW ECAL (and beyond) “Generic” solution using fast serial links STFC (CALICE-UK)
27 th May 2004Daniel Bowerman1 Dan Bowerman Imperial College 27 th May 2004 Status of the Calice Electromagnetic Calorimeter.
LCWS2002 R. Frey1 Silicon/Tungsten ECal for the SD Detector M. Breidenbach, D. Freytag, G. Haller, M. Huffer, J.J Russell Stanford Linear Accelerator Center.
CALICE SiW Electromagnetic Calorimeter Testbeam performance and results Roman Pöschl LAL Orsay IEEE – NSS&MCI '08 Dresden/Germany - October The.
Marc Anduze – 09/09/2008 News on moulds and structures CALICE meeting - Manchester.
1 Denis Grondin – Sept.23 TH, 2010 Cooling & mechanics status CALICE Collaboration Casablanca at LPSC ECAL.
1 Status of ECAL Mechanical and thermal R&D in Grenoble FJPPL’08 Denis Grondin Julien Giraud
Mickael Frotin– 07/06/2009 Demonstrator - Assembly ECAL meeting - London.
Anduze – 03/09/ Alveolar Structure - Towards ordering of pieces.
ECAL silicon- tungsten status
Mickael Frotin– 15/01/2010 ECAL MACHANICAL R&D ECAL meeting - PARIS 1.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
FEV Boards status N. Seguin-Moreau on behalf of
ECAL EUDET MODULE progress & perspective EUDET annual meeting, oct, 18 st, Munich.
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
Mechanical Status of EUDET Module Marc Anduze – 05/04/07.
Montpellier, November 12, 2003Vaclav Vrba, Institute of Physics, AS CR 1 Vaclav Vrba Institute of Physics, AS CR, Prague CALICE ECal Status Report.
Front-End electronics for Future Linear Collider calorimeters C. de La Taille IN2P3/LAL Orsay on behalf of the CALICE and EUDET collaborations
EUDET JRA3 ECAL and FEE C. de La Taille (LAL-Orsay) EUDET status meeting DESY 10 sep 2006.
Pion Showers in Highly Granular Calorimeters Jaroslav Cvach on behalf of the CALICE Collaboration Institute of Physics of the ASCR, Na Slovance 2, CZ -
R&D for a 2nd generation AHCAL prototype LCWS 2007 – DESY Hamburg Mathias Reinecke on behalf of the AHCAL partners.
EUDET JRA3 ECAL in 2007 : towards “The EUDET module” C. de La Taille IN2P3/LAL Orsay.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Rutherford Appleton Laboratory Particle Physics Department G. Villani CALICE MAPS Siena October th Topical Seminar on Innovative Particle and.
CALICE collaboration CALICE collaboration J-C BRIENT LCWS02 – Jeju Island The CALICE –ECAL Silicon - V. Vrba Very FE - S. Manen Readout/DAQ - P. Dauncey.
Second generation Front-End ASICs for CALICE LCWS07 Hamburg C. de La Taille IN2P3/LAL Orsay On behalf of the CALICE collaboration HaRDROCSKIROCSPIROC.
Marc Anduze – CALICE Meeting – KOBE 10/05/07 Mechanical R&D for Technological EUDET ECAL Prototype.
Front-End electronics for Future Linear Collider calorimeters C. de La Taille IN2P3/LAL Orsay On behalf of the CALICE collaboration
Front-End electronics for Future Linear Collider W-Si calorimeter physics prototype B. Bouquet, J. Fleury, C. de La Taille, G. Martin-Chassard LAL Orsay.
5 May 2006Paul Dauncey1 The ILC, CALICE and the ECAL Paul Dauncey Imperial College London.
DHCAL Jan Blaha R&D is in framework of the CALICE collaboration CLIC08 Workshop CERN, 14 – 17 October 2008.
ILC/EUDET developments at LAL Scientific council 23/9/05 B. Bouquet, J. Fleury, C. de La Taille, G. Martin-Chassard LAL Orsay.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
1 Second generation Front-end chip for H-Cal SiPM readout : SPIROC Réunion EUDET France – LAL – jeudi 5 avril 2007 M. Bouchel, F. Dulucq, J. Fleury, C.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
SiW ECAL Marcel Reinhard LLR – École polytechnique LCWS ‘08, Chicago.
Electronics for Si-W calorimeter LCWS06 Bangalore – March, 10 th Gérard Bohner, Pascal Gay, Jacques Lecoq Samuel Manen, Laurent Royer Michel Bouchel, Bernard.
Third LPSC – 02 Nov 2014 Denis Grondin, Julien Giraud Si/W ECAL Endcap structures and cooling LPSC - Grenoble –nov Design of the.
SKIROC status Calice meeting – Kobe – 10/05/2007.
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
Marc Anduze first drawings of Ecal eudet module COPIED FROM : Marc Anduze PICTURES FROM : CALICE/EUDET electronic meeting – CERN – 12 July 07.
Marc Anduze – EUDET Meeting – PARIS 08/10/07 Mechanical R&D for EUDET module.
EUDET Extended SC SiW Ecal 1 SiW Ecal EUDET Module - General Schedule - Development of Different Components - (Towards) a working prototype Roman.
EUDET Annual Meeting SiW Ecal 1 SiW Ecal EUDET Module - General Schedule - Development of Different Components - (Towards) a working prototype Roman.
CALICE ECAL meeting VFE ASIC Next & next to next version 17 Janvier 2006, LAL Orsay.
Mickael Frotin– 19/10/2009 ECAL MACHANICAL R&D CALICE meeting - Genève 1.
3-bit threshold adjustment
ECAL front-end electronic status
Test Beam Request for the Semi-Digital Hadronic Calorimeter
detector development readout electronics interconnects bump bonding
Tao Hu, Jianbei Liu, Haijun Yang, Boxiang Yu For the CEPC-Calo Group
Electronics for Si-W calorimeter
CALICE Collaboration Meeting at UT Arlington
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
Joint Research Activity 3: Calorimetry
02 / 02 / HGCAL - Calice Workshop
prototype PCB for on detector chip integration
STATUS OF SKIROC and ECAL FE PCB
ECAL Electronics Status
SKIROC status Calice meeting – Kobe – 10/05/2007.
Stéphane Callier, Dominique Cuisy, Julien Fleury
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Signal processing for High Granularity Calorimeter
Presentation transcript:

ECAL EUDET MODULE Summary talk EUDET annual meeting, oct, 20, Munich

Goal of the program Mechanic Silicon sensor Electronic Validate a full length structure Validate fastening Validate thermal calculation Silicon sensor Validate physical behaviour Validate costing and production feasibility Electronic Validate front-end ASIC Ultra low comsumption System on chip Daisy chaining and data outputting

EUDET module overview Full length structure 500kg radiator 40k channels (1.3M if fully equipped) 1.5m 36cm

On behalf of Marc Anduze &Denis Grondin LLR/LPSC Mechanical R&D On behalf of Marc Anduze &Denis Grondin LLR/LPSC

ECAL for LDC- Global presentation W/Si calorimeter (24 X0 with 29 W layers) Weight full ECAL: ~ 112 T (80 barrel+32 End-Cap) Barrel : 40 identical trapezoidal modules End-Cap : constituted of 12 modules (3 types) ECAL module : alveolar structure - carbone fibers compound including half of W plates (fixed on HCAL End-Cap with rails)  Minimization of dead zones Detection elements (detector slab) in each alveolar case (Si+W), FE chips integrated, pad size : 5×5 mm2 Barrel module 180 Multi-module End-Cap 1600 840 Détecteur SLAB Détecteur SLAB

ECAL/HCAL - Interface HCAL Barrel ECAL HCAL ECAL Fastening system ECAL/HCAL is fundamental for mechanical and thermal calculations (barrel and End-Caps): choice of fasteners : rails directly inside composite or metal inserts ? Connections set path in gap between ECAL and HCAL (via a panel for cabling interface ?) Rails are 1 way for positioning system (gravity support) but a second complementary system may be added for fast interchange of modules… recommendation ? Whole End-Cap (ECAL+HCAL) assembly behavior HCAL Barrel ECAL ≤ 3 cm Only 3cm available ? ECAL/HCAL Configuration 0° TSAI-HILL ECAL/HCAL g HCAL ECAL

ECAL - Detector slab Main ISSUES : Front End chips inside :  Thermal dissipation (cooling ?)  Chip behaviour in an electron shower (tests with a thin PCB in October 2006) Long structure :  Design and fabrication problems (composite with segmentation of W plates, mechanical behaviour …)  Segmentation of PCB (design of an interconnection) Diminution of the pads size  Increases of the number of channels (thermal cooling ?)  Size of glue dots shielding: 100 µm (cooling ?) cables: 1000 µm (packaging) PCB: 600 µm glue: 100 µm (ƒ pads size) wafer: 300 µm ground foil: 50 µm Epoxy protection ? (cooling ?) Chip without packaging Heat shield: 100+400 µm (copper) PCB: 600 µm glue: 100 µm (needs tests) wafer: 300 µm ground foil: 50 µm

ECAL - Thermal analysis Thermal sources: 21.8 M CALICE ECAL: ~ 82.2 M of channels Assuming that the chip power is 25 µW/channel total power to dissipate will be : 2055 W  external cooling OK inside each slab : necessity of cooling system but active or passive ? Ex: Pessimist simulation of heat conduction just by the heat shield : λ = 400 W/m/K (copper) ; S = 124*0,4 mm2 L = 1,55 m ;  = 50* chip = 0,18 W We can estimate the temperature difference along the slab layer around 7°C and without contribution of all material from slab (PCB, tungsten, carbon fibers…)  passive cooling OK ?

Conclusion R&D – EUDET module (2006-2007) Long Type H structures : Design and fabrication of the long mould – (end of 2006) Fabrication of validation model (1-3 samples ) module EUDET : - 1.5 m long ; ≈ 500 Kg - real radiator sampling : 20 layers with 2.1 mm thick 9 layers with 4.2 mm thick Design (mechanical and thermal simulations) of the module Optimization of composite sheets : studies of main parameters (thickness, shape ...) Fastening system on HCAL : design and destructive tests too Design and fabrication of the mould with an industrial expertise (DDL consultants) Transport tools Fabrication of the structure (end 2007) Mechanical support for beam test in 2008

On behalf of Jean-Charles Vanel LLR Silicon detector R&D On behalf of Jean-Charles Vanel LLR

Starting point : the physic prototype Several producer To manage production risks Russia Czech Republic Korea Brazil India Contact with Hamamatsu Final detector : Cost driven

Conclusion - Parameters change 300 wafers needed for EUDET module CALICE Physic prototype EUDET Module Thickness 525µm 300µm Pad size 1*1cm² 5*5mm² MIP in electron 42000 24000 Pad capacitance 21pF 9.2pF Full depletion ~150V ~75V Still under study : Guard ring issues, leakage current Many data provided by test beams to be analyzed ECAL physic prototype analysis crucial for good detector optimization CRUCIAL for slab design : is it possible to embed the DC block capacitance ?  VERY QUICK INPUT NEEDED !

ILC_PHY5 In behalf of : LPC/LAL/LLR/UCL Electronic R&D ILC_PHY5 In behalf of : LPC/LAL/LLR/UCL © Intel

System on Chip design HaRD_ROC (2006) ILC_PHY4 (2005)

General block scheme of VFEE Analog channel Analog mem. 72-channel Wilkinson ADC Event builder Main Memory SRAM Ch. 0 Analog channel Analog mem. Ch. 1 ECAL SLAB Analog channel Analog mem. Ch. 71 24 bit counter Time digital mem. Bunch crossing Com module Trigger control Memory pointer

One ILC_PHY5 event  968 bits / chip event ADC result – 72*12 bit Gain – 72*1 bit Chip ID - 8 bit BCID – 24 bit Position Energy Time  968 bits / chip event Depht is 5 because of room on silicon

Time considerations A/D conv. DAQ IDLE MODE 99% duty cycle Time between two trains: 200ms (5 Hz) time Time between two bunch crossing: 337 ns Train length 2820 bunch X (950 us) Acquisition A/D conv. DAQ IDLE MODE 1ms (.5%) .5ms (.25%) .5ms (.25%) 199ms (99%) 99% duty cycle 1% duty cycle

Consumption The goal is 25µW/ch. (with Power Pulsing) The analogue part consumption : is 2.3mW/Ch. Without Power Pulsing ie 11.5µW with 99.5% Power Pulsing The ADC part comsumtion : is 3.7mW/Ch. Without Power Pulsing Ie 9.25µW/Ch. With 99.75% Power Pulsing Need to estimate digital part consumption  So far, on track

Conclusion on electronic R&D Work is going on For ASIC R&D, with a crucial interaction with DAQ For PCBs R&D to equip long slab Complexity of ASIC increases quickly To simplify PCBs and achieve thickness requirement Mixed design issues, system aspect of the ASIC Collaboration is very efficient and fruitful. It shall achieve the outstanding expectations within the very tight schedule ILC_PHY5 (2006) HaRD_ROC (2006) FLC_PHY3 (2003) ILC_PHY4 (2005)