Calorimeter Mu2e Development electronics Front-end Review

Slides:



Advertisements
Similar presentations
The MAD chip: 4 channel preamplifier + discriminator.
Advertisements

August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.
18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.
16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
NA62 GigaTracKer Working Group meeting Integration and GTK-carrier PCB design April 9, 2013 Michel Morel.
1 Hall D Drift Chamber ElectronicsFJ Barbosa Drift Chamber Review6-8 March 2007 Electronics for CDC and FDC Hall D 1.Motivation 2.ASIC Development 3.Preamp.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.
Peter, Wieczorek - EE Low Noise Charge Sensitive Preamplifier Development for the PANDA Calorimeter Design and Measurements of the APFEL - Chip.
UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
NameFIELDS iPDR – Subject Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Box Selda S. Heavner U.C. Berkeley 1.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
Thermal Screen Grounding CERN - Dec. 10 th, 2003 Enzo Carrone The thermal screen grounding and the tracker: a scary concert Enzo Carrone.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Drift Chamber Review Jefferson Lab 6-8 March 2007 CLAS12 Drift Chamber Electronics R. Chris Cuevas Group Leader -- Fast Electronics Jefferson Lab Physics.
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Martin van Beuzekom, Jan Buytaert, Lars Eklund Opto & Power Board (OPB) Summary of the functionality of the opto & power board.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
PADME Front-End Electronics
Communication 40 GHz Anurag Nigam.
KLOE II Inner Tracker FEE
ETD PID meeting We had many presentations dedicated to the PM test .
A General Purpose Charge Readout Chip for TPC Applications
Markus Friedl (HEPHY Vienna)
on behalf of the AGH and UJ PANDA groups
ECAL Front-end development
CTA-LST meeting February 2015
Analog FE circuitry simulation
Block Diagram Transmitter Receiver × 2 Transmitter Power Supply ADC
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
DCH FEE 28 chs DCH prototype FEE &
Development electronics SIPM-MU2e
HPS Motherboard Electronic Design
BCTW calibration status and future
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Front-end electronic system for large area photomultipliers readout
Electronics: Demod + 4Q FE
VeLo Analog Line Status
LHCb calorimeter main features
Status of n-XYTER read-out chain at GSI
STATUS OF SKIROC and ECAL FE PCB
ECAL Electronics Status
BESIII EMC electronics
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
Series 5300 Lithium Cell Formation System
RPC Electronics Overall system diagram Current status At detector
Presented by T. Suomijärvi
Presentation transcript:

Calorimeter Mu2e Development electronics Front-end Review G. Corradi S. Ceravolo D.Tagnani F.Colao giovanni.corradi@lnf.infn.it 8 november 2016

Calorimeter routing Detector Solenoid DAQ room ~7-8 m Floating LV overall cross section ~180 cm2 Floating LV +28V / negative Floating positive HV 230 V (MPPC) ground ~60-80 m overall cross section ~210 cm2 LV HV isolation OVP filter Safety Ground Detector Ground Floating Structures

Layout front-end Mezanine Board Digitizer 3V3 8V 28V, 30W Unit 1 HV_250_DC_V 40mA, 10W per unit 28_DC_V 1.15A, 32W per unit Unit 2 Unit 3 Unit 4 28 DC V 10A, 280W per 8 units common sense HV_250 DC V 320mA, 80W per 8 units common sense Unit 5 Unit 6 Unit 7 Clock Distribution Unit 8

Architecture front-end Optimization of the space in progress Cables and connectors in progress

Preamp-Regulator scheme

Electric preamplifier scheme Preamplifier_SIPM Preamplifier Shaper filter Select Gain Select Pulse Test Differential Driver Linear Regulation Electric preamplifier scheme

Simulation before end after filter

Simulation bandwidth Preamplifier Plot of the simulated transfer function, good phase margin Not forgetting that the source capacity of approximately 1nf

Simulation bandwidth after filter Plot of the simulated transfer function, after shaper filter Amplitude and phase plot with gain Vout/Vin 30

Preliminary Specifications Preamplifier Gain Vout/Vin 2 step remote control 15-30 Dynamic differential +/-1V Bandwidth 40Mhz Rise time 10ns Output impedance 100 Ω Stability with source capacity max 1nf Coupling output end source AC Noise, with source capacity 1pf --------- Power dissipation 45mW Power supply +8V Semi-gaussian shaping filter 3 pole Time after shaper 25ns Injection test pulse charging, fixed amplitude 400mV Input protection 10mJ

Linear_ Regulator Electric linear regulator scheme Linear Driver Decoder ADC 16bit Linear low Voltage section I2C line DAC 16bit Electric linear regulator scheme

Preliminary Specifications regulator Vin max 250V Current limit 2mA Dynamic regulation 5V to 200V Settling time 100us Ramp-up programmable 1ms to 100ms Ripple estimated 3mVpp Stability, theoretical value Δt 10 °C better 50 ppm Power dissipation with out load min 50 mW Power dissipation max load, worst case max 350 mW Temperature measurement -40 to 50°C Monitor current detector 50uA to 2mA Remote control I2C GND insulated from earth Ceq max 5pf Therma-Bridge to dissipate heat insulated gnd

PCB Layer TOP Preamplifier Drivers Section Filter section Preamplifier section Dimention card 58mm x 30mm

PCB Layer Bottom, Linear Regulator Output connector Analog signals Digital I2C Supply low voltage High voltage Temperature Sensor Detector Fixing hole and transfer heat Very low thermal resistance

Final Assemblay Thermal conducting Power to dissipate max 350mW Board Thermal Contact By Bridge resistor Thermal conducting Power to dissipate max 350mW Board Temperature Sensor Case (Cu) Output Connector

Mechanical front-end support Connector Output Electromagnetic shield Cooling channel Card Preamplifier_Regulator

Controller ARM first prototype Regulator 8V Buffer I2C ARM Controller Primary HV_Generator Protection fuse 28V Voltage regulator 8V ARM Controller I2C communication buffer Communication line with Digitizer High voltage distributor

Controller Arm first prototipe Rear view input output digital I2C View analog connector differential signals Connector views one-wire temperature measurement

Mezzanine card control 20 channels Front Panel view

Mezzanine card control Rear view Analog to Digital Interfaces with Digitizer

Mezzanine card control View inserted Connectors on the Front panel

Mezzanine card control Sizing connector spaces

Mezzanine card control Dimension Retail size card

Status and perspectives Preamp-regulator, completed test There are maximum dynamic problem Firmware almost completed Thermal tests to be completed Radiation resistance testing to be completed Connection cable between pre and controller we found a likely champion Project progress, primary regulator prototype 250V 350mA Project progress, primary regulator prototype 8V 1A, with active filter output. Project progress, controller ARM per 20 channels Draft of communication protocol I2C