Etching Processes for Microsystems Fabrication

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Gyroscopes based on micromechanical systems, MEMS gyroscopes are miniaturized variant of Coriolis vibratory gyros (CVG). Miniaturization is that a vibrating.
Manufacturing, Engineering & Technology, Fifth Edition, by Serope Kalpakjian and Steven R. Schmid. ISBN © 2006 Pearson Education, Inc.,
CMOS Fabrication EMT 251.
Bulk micromachining  Explain the differences between isotropic and anisotropic etching  Explain the differences between wet and dry etching techniques.
Etch Process Trends. Etch process trends Most trends are not consistent. They depend on the specific values of input parameters. At point A, pressure.
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
Vicki Bourget & Vinson Gee April 23, 2014
Solar Power Program Clara Paola Murcia S. BS in Electrical Engineering (Universidad de Los Andes) Concentration in Power Systems / Minor in BA Semiconductor.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
Pattern transfer by etching or lift-off processes
Microelectronics Processing
CREATING SILICON NANOSTRUCTURES WITH CONTROLLABLE SIDEWALL PROFILES BY USING FLUORINE-ENHANCED OXIDE PASSIVATION Sensing and Actuation in Miniaturized.
EE235 Class Presentation on Nanoimprint Lithography (Spring 2007) Fabrication of photonic crystal structures on light emitting diodes by nanoimprint lithography.
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
Plasma Processing Overview
Top Down Method Etch Processes
ES 176/276 – Section # 3 – 09/26/2011 Brief Overview from Section #2 – 09/19/2011 – MEMS examples:(MEMS Airbag accelerometer, Digital Micromirror Device,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
M.H.Nemati Sabanci University
Plasma Etch and the MATEC Plasma Etcher Simulation
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Lecture 4 Photolithography.
McGill Nanotools Microfabrication Processes
Plasma-Enhanced Chemical Vapor Deposition (PECVD)
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Chapter Extra-2 Micro-fabrication process
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Top Down Manufacturing
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
Top Down Method Etch Processes
1 3 MEMS FABRICATION Ken Gilleo PhD ET-Trends LLC 24%
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Machine Tools And Devices For Special Technologies Ion beam machining Slovak University of Technology Faculty of Material Science and Technology in Trnava.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Micro/Nanofabrication
Plasma Etch Sub-processes. Reactant Generation process Substrate Dissociation/ ionization of input gases by plasma Gas delivery RF Electrode During ionization,
Etching: Wet and Dry Physical or Chemical.
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
Micro Electro Mechanical Systems (MEMS) Device Fabrication
Chapter 5-1. Chemcal Etching.

Etching Chapters 11, 20, 21 (we will return to this topic in MEMS)
CMOS Fabrication EMT 251.
4. Layers and MEMS technologies
Wisconsin Center for Applied Microelectronics
서강대학교 기계공학과 최범규(Choi, Bumkyoo)
Prof. Jang-Ung Park (박장웅)
Lecture 4 Fundamentals of Multiscale Fabrication
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
High Aspect Ratio Si Etching in STS2
MEMS, Fabrication Cody Laudenbach.
Si DRIE APPLICATION In Corial 210IL.
Software description cosma pulse
DRIE APPLICATIONS In Corial 210IL.
Chapter 1.
MicroElectroMechanical Systems
SILICON MICROMACHINING
RIE - Reactive Ion Etching
Presentation transcript:

Etching Processes for Microsystems Fabrication

Overview Micro Systems Micro Devices Etching Process Etching Parameters Qualitative Reasoning

Presented by: Arman Ur Rashid

Microsystems

Micro devices: Neural Probes 100um 10nm

Micro Devices: Microgear and Alignment Pin Substrate Gear [Courtesy of Sandia National Laboratories]

Microsystems Etch Processes Wafer Surface Below the Surface Within the substrate

Etching Process Deposition Photolithography Etch Pattern Transfer

Etch Parameters

Etch Rate= ETCH RATE

Etch Profile Isotropic Etching Anisotropic Etching Isotropic Etch Profile Anisotropic Etch Profile

Poor selectivity -> 1:1 Good selectivity -> 100:1 Ef = etch rate of the film undergoing etch Er = etch rate of the photoresist Poor selectivity -> 1:1 Good selectivity -> 100:1

Etch Process: Wet Etching Dry Etching Chemical Process Chemical or Physical Process

Overview of Dry Plasma Etch Substrate Etch process chamber Exhaust Gas delivery RF generator Cathode Anode 1) Etchant gases enter chamber Electric field l l Anisotropic etch Isotropic etch

Chemical Versus Physical Dry Plasma Etching

Down Stream Reactor

Ion Beam Etcher _ + + Screen grid Accelerating grid Hot filament emits electrons Gas inlet (Argon) To vacuum system Neutralizing filament Accelerating grid Screen grid Electromagnet improves ionization Plasma chamber (+anode repels +ions) Wafer can be tilted to control etch profile _ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + Redrawn from Advanced Semiconductor Fabrication Handbook, Integrated Circuit Engineering Corp., p. 8-12. Figure 16.18

Deep Reactive-Ion Etching (DRIE): The Bosch Process The Cryogenic Process

Illustration of The Bosch Process: SF6 plasma F+ions Mask SF6 plasma SiF4 C4F8 plasma Si Substrate

Illustration of The Bosch Process(Cont): Oxide Hard mask SF6 plasma C4F8 plasma C4F8 plasma SF6 plasma Passivation in First Cycle Etch Stage in First Cycle Etch C4F8 plasma C4F8 plasma C4F8 plasma SF6 plasma SF6 plasma Second Etch Passivation Removal After 4th Cycle Etch

SEM Graph:

Characteristics of The Bosch Process: Roughness of Sidewall Aspect Ratio 90 Degree Edge

Challenge of The Bosch Process: Multiple Deposition Parameters Multiple Etching Parameters Variation of Etch Rate depth Notching Effect Si SiO2 x min Etching Notching Si SiO2 x min + overetch time

Notching in SEM Graph: Notching

Illustration of The Cryogenic process: SiF4 F+ions SF6 plasma Mask Ultra thin layer of SiO2 Si

SEM Graph:

Characteristics of The Cryogenic Process: Low Ion Energies Little Physical Etching on The Mask Surface High Selectivity. Low Sidewall Roughness High Etch Rate

Why Cryogenic Temperature: Condensation on Surfaces Spontaneous Chemical Reaction Etch Rate of the Mask Material

Challenges of The Cryogenic Process: Cracking of Masks Sensitive to Heat Path Variations Etch Rate Varies with Depth Shape and Depth Depends on Multiple Parameter Notching effect Reduction in Etch Rate Due to Aspect Ratio Low Etch Rate High Etch Rate

Comparison of The Bosch and Cryogenic Process: Sidewall Etch Rate Selectivity Cracking of Mask

Summary Etching Process Parameters Dry Plasma Etching Techniques Deep Reactive Ion Etching DRIE Procedures and Challenges