Testing PXD6 - testing plans

Slides:



Advertisements
Similar presentations
Radiation damage in silicon sensors
Advertisements

Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
H.-G. Moser Max-Planck-Institut für Physik MPI Semiconductor Laboratory (Halbleiterlabor: HLL) Common project of the: Max-Planck-Institut fuer Physik (Werner.
2nd Open Meeting of the SuperKEKB Collaboration, KEK, March 2009 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Sensor R&D and Prototyping - Status -
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT Flow 1 MonolithIC 3D Inc., Patents Pending.
Simplified Example of a LOCOS Fabrication Process
SiPM Interconnections to 3D electronics Jelena Ninkovic Max-Planck-Institute for Physics, Munich, Germany SiMPs basics Why do we need 3D interconnections.
1 Generic Silicon Detector R&D Thomas Bergauer Institute for High Energy Physics (HEPHY) Austrian Academy of Sciences, Vienna for the SiLC Collaboration.
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Power MOSFETs SD Lab. SOGANG Univ. Doohyung Cho.
R. H. Richter et al - VERTEX 2002 Kailua-Kona, DEPFET sensors for a LC vertex detector (1) »DEP(leted)F(ield)E(ffect)T(ransistor) operation.
Alternative technologies for Low Resistance Strip Sensors (LowR) at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) M. Ullán, V. Benítez, J. Montserrat,
128 September, 2005 Silicon Sensor for the CMS Tracker The Silicon Sensors for the Inner Tracker of CMS CMS Tracker and it‘s Silicon Strip Sensors Radiation.
Solid State Detectors-2
SINTEF Wafers We studied two wafers. Wafer #24 and one oxygenated wafer.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Charge collection studies on heavily diodes from RD50 multiplication run G. Kramberger, V. Cindro, I. Mandić, M. Mikuž Ϯ, M. Milovanović, M. Zavrtanik.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Semi-conductor Detectors HEP and Accelerators Geoffrey Taylor ARC Centre for Particle Physics at the Terascale (CoEPP) The University of Melbourne.
ECFA ILC Workshop, November 2005, ViennaLadislav Andricek, MPI für Physik, HLL DEPFET Project Status - in Summary Technology development thinning technology.
Medipix sensors included in MP wafers 2 To achieve good spatial resolution through efficient charge collection: Produced by Micron Semiconductor on n-in-p.
A tour of the chip D.G.Ast. Not well aligned ! Transistors T1 and T2 share a gate contact. The smallest transistors is T4. To right is the first Diode.
Status of the Low-Resistance (LowR) Strip Sensors Project CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
MPI Stuttgart Max-Planck-Institut fuer Festkoerperforschung Stuttgart, Germany R. Sordan, K. Balasubramanian, M. Burghard WP2(A): Single fullerene transistor.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
Evaluation of the Low Resistance Strip Sensors (Low-R) Fabricated at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
Silicon detector processing and technology: Part II
16 sept G.-F. Dalla BettaSCIPP Maurizio Boscardin a, Claudio Piemonte a, Alberto Pozza a, Sabina Ronchin a, Nicola Zorzi a, Gian-Franco Dalla Betta.
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
ILC VXD Review, Fermilab, October 23, 2007 Hans-Günther Moser, MPI für Physik DEPFET Devices Hans-Gunther Moser for the DEPFET Collaboration (
1 FNAL Pixel R&D Status R. Lipton Brief overview due to 3 failed MS Powerpoint versions –3D electronics New technologies for vertical integration of electronics.
Status of Hamamatsu Silicon Sensors K. Hara (Univ of Tsukuba) Delivery leakage current at 150V & 350V number of defect channels wafer thickness & full.
CERN, November 2005 Claudio Piemonte RD50 workshop Claudio Piemonte a, Maurizio Boscardin a, Alberto Pozza a, Sabina Ronchin a, Nicola Zorzi a, Gian-Franco.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs November MonolithIC 3D Inc., Patents Pending.
LCWS08, Chicago, November 2008 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Active Pixel Sensors - Status and Plans - Ladislav Andricek for the DEPFET.
Fig. 1: Cross section of a circular DEPMOS- FET pixel cell. Charges collected in the “in- ternal gate’ modulate the transistor current. DEPMOSFET team,
SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
Claudio Piemonte Firenze, oct RESMDD 04 Simulation, design, and manufacturing tests of single-type column 3D silicon detectors Claudio Piemonte.
Sabina Ronchin 1, Maurizio Boscardin 1, Nicola Zorzi 1, Gabriele Giacomini 1, Gian-Franco Dalla-Betta 2, Marco Povoli 3, Alberto Quaranta 2 ; Giorgio Ciaghi.
DEPFET Workhop, Ringberg, June Ladislav Andricek, MPG Halbleiterlabor Lessons learned from EMCMs assembly status - next steps.
Thinning and Interconnection DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples for thermal mock-ups.
Particle Physics School Colloquium, May C. Koffmane, MPI für Physik, HLL, TU Berlin  DEPFETs at ILC and Belle II  Module Concept  results with.
7th PXD/SVD Workshop, Prague, January 2015 Rainer Richter, MPG Halbleiterlabor 1 Pilot Run - Status and Plans PXD9-6 Rainer Richter for the MPG Halbleiterlabor.
IH2655 Seminar January 26, 2016 Electrical Characterization,B. Gunnar Malm
Hybrid Boards for PXD6 5th International Workshop on DEPFET Detectors and Applications Sept Oct Christian Koffmane 1,2 1 Max-Planck-Institut.
Development of SOI pixel sensor 28 Sep., 2006 Hirokazu Ishino (Tokyo Institute of Technology) for SOIPIX group.
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
6 th Belle PAC, KEK, February 26 and PXD - EVO, 5/March/2012 Ladislav Andricek, MPI für Physik, HLL 1
Hans-Günther Moser, PXD PXD Summary 1 PXD Sessions: Highlights 1)Sensor production 2) EMCM (& bump bonding) 3)System Simulations 4)Power Supplies and Services.
Jelena Ninković Testing PXD6 - summary and plans Jelena Ninkovic for the HLL team.
B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Module Assembly - Overview and SWB bumping -
On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.
TILC08, Sendai, March DEPFET Active Pixel Sensors for the ILC Marcel Vos for the DEPFET Collaboration (
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
SOI for Belle II PXD DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples for thermal mock-ups 
R. H. Richter, ILC - Meeting An Avalanche Diode Array with Bulk Integrated Quench Resistors for Single Photon Detection R. H. Richter 1), L.
Yield measurements on PXD9-7 after 2nd metal Paola Avella, Daniel Klose, Christian Koffmane, Jelena Ninković, Rainer H. Richter for the MPP/HLL team.
Jelena Ninković DEPFETs in the Magnetic Field Jelena Ninkovic for HLL team.
Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.
Pilot run – matrix measurements after first metal
Thinning and Plans for SuperBelle
Simplified process flow for bonding interface characterization
The CSOI approach for integrated micro channels
The SOI Issue – Material for PXD9
Lars Reuen, 7th Conference on Position Sensitive Devices, Liverpool
Lecture #15 OUTLINE Diode analysis and applications continued
Manufacturing Process I
Presentation transcript:

Testing PXD6 - testing plans Jelena Ninkovic for the HLL team

Measurements on the first wafers with full DEPFET + THINNING technology !!!! 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

PXD6 Batch 1 wafers L1 - lithography dummy but has some of the implantations S1, W02 – hot wafers with ZMI=600nm W21 – hot wafer with ZMI=1000nm and Plasma etching of Polysilicon W11 – Reference wafer (not SOI material) Some parts of the wafer have 100nm thinner Oxide then the rest of the wafer 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

IR microphotographs Small matrices Al lines on n-side through the thick handle and top wafer Al lines on p-side Edge of the opening window on the p-side Al lines on n-side through the thin top wafer 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

IR microphotographs Half ladders 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

PXD6 Batch 1 8 (6+2) SOI wafers + 2 reference wafers 3SOI + 1 Ref in the first iteration +1 LithoDummy 128x16 matrices for wire bonding 128x8 matrices for wire bonding 85 standard 8 of them on thin oxide 6 ILC (128x128) 2 of them on thin oxide – (2 best DUTs from TB2009) Mini matrices (9 of which 2 on thin oxide) single DEPFETs (24 pairs with varied channel and clear gate geometry) Some special test structures 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Testing system Wafer level SUSS PA150 Semiautomatic Probe System Semiautomatic wafer probing SUSS PA150 Semiautomatic Probe System embedded into Keithley 4200 Semiconductor parameterization system 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Spread on different wafers Depletion voltage Spread on different wafers 10-15V 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Back side diodes on SOI material Handle wafer n+ p+ 200nm Oxide Al 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Back side diodes 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Back-side biasing Al p+ n+ p+ Al Handle wafer Simplified backside processing No wire-bonds on thin Si 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Back side biasing 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Breakdowns of dielectrics Wafer Poly1 – Poly2 Al 1- Al2 P2 – Al1 L1 -25V +35V -150V >200V -20V +120V W02 -30V +40V -125V +135V -25V +130V W21 -150V +125V -25V +50V  Safe operation within the nominal voltage ranges 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Transistors High homogeneity over the wafer surface DEPFET like transistors nicely match the threshold voltage around 0V 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Transistors 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Transistors Flat position 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Transistors 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Transistors – Internal gate potential 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor

Testing plans Static measurements - Wafer level measurements: Special test devices – qualification of the production quality Leakage currents Depletion voltage Threshold voltage of DEPFET Threshold voltage of Clear Break down voltages of oxides : Poly1 - Poly2 & Al1 - Al2 & Poly2 – Al2 Contact resistance Sheet resistance CV on Caps Bulk to Bulk contact Matrices pretesting – selection of matrices for further testing Leakage current of the back diode Clear vs. Source Gate vs. Source Clear Gate vs. Gate Some representative sample of IV curves 6th International Workshop on DEPFET Detectors and Applications (February 7-9, 2011, Bonn, Germany) Jelena Ninkovic, MPI Halbleiterlabor