PXD DAQ (PC option) Status Report

Slides:



Advertisements
Similar presentations
Prometeo Workshop on Front-end electronics for gamma and complementary detector systems 17 th -18 th November 2011 – IFIC (Valencia) Diego Barrientos.
Advertisements

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
ESODAC Study for a new ESO Detector Array Controller.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
2012/03/06 匡建慈. goals  To build a multi-core platform with Hadoop environment.  Hardware architecture  What is Hadoop ?  What to do and what we have.
Future DAQ Directions David Bailey for the CALICE DAQ Group.
GBT Interface Card for a Linux Computer Carson Teale 1.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
Frank Lemke DPG Frühjahrstagung 2010 Time synchronization and measurements of a hierarchical DAQ network DPG Conference Bonn 2010 Session: HK 70.3 University.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
Front-end readout study for SuperKEKB IGARASHI Youichi.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
MTF7 hardware status Alex Madorsky for UF group. Muon Trigger structure rework A. Madorsky2 Endcap TF Overlap TFBarrel TF - Overlap TF is now.
Takeo Higuchi (KEK); CHEP pptx High Speed Data Receiver Card for Future Upgrade of Belle II DAQ 1.Introduction – Belle II DAQ Experimental apparatus.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
R&D on data transmission FPGA → PC using UDP over 10-Gigabit Ethernet Domenico Galli Università di Bologna and INFN, Sezione di Bologna XII SuperB Project.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
Data Acquisition of the PXD Takeo Higuchi (KEK) PXD follow up meeting on Nov.7,2010 « DISCLAIMER» Materials prepared for and presented in PXD follow up.
PXD DAQ in Giessen 1. How we do programming 2. Proposal for link layer Bonn+Giessen Meeting, Feb 2, 2011.
Back-end Electronics Upgrade TileCal Meeting 23/10/2009.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
SVD → PXD Data Concentrator (DC) Jochen Dingfelder Carlos Mariñas Michael Schnell
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- HCAL Upgrade Workshop1 MicroTCA Common Platform For CMS Working Group E. Hazen - Boston University for the CMS Collaboration.
E. Hazen1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
Counting Room Electronics for the PANDA MVD
M. Bellato INFN Padova and U. Marconi INFN Bologna
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
The Data Handling Hybrid
AMC13 Project Status E. Hazen - Boston University
Operating System Review
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
“FPGA shore station demonstrator for KM3NeT”
CALICE DAQ Developments
Pulsar 2b AMchip05-based Pattern Recognition Mezzanine
E. Hazen - Back-End Report
AMC13 Status Report AMC13 Update.
Production Firmware - status Components TOTFED - status
The Data Handling Hybrid
Multiplexing Level for the PANDA MVD
DHH progress report Igor Konorov TUM, Physics Department, E18
Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF
FrontEnd LInk eXchange
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
GBT-FPGA Interface Carson Teale.
Generic Opto Link Demonstrator
Evolution of S-LINK to PCI interfaces
Development of new CN for PXD DAQ
ECAL OD Electronic Workshop 7-8/04/2005
DAQ Interface for uTCA E. Hazen - Boston University
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
Operating System Review
Presentation transcript:

PXD DAQ (PC option) Status Report T.Higuchi (KEK) Jan.26,2011 TRG/DAQ Workshop

Sketch of RocketIO  PCIe Card Buffer full indicating signal LVDS/RJ45 Buffer Xilinx FPGA XC5VFX70T-2? Optical link >6.25Gbps Clocking Crystal (312MHz) AURORA on RocketIO x8 PCIe (Gen1) x4 PCIe (Gen2)

Status of the Option #3 For the preparation of the backup option, we put an order of a “pre-study” of the RocketIO  PCIe card performance to a company. We pay mainly for the R&D of the firmware. Purpose of the “pre-study” Verify that the data transfer speed from the SFP+ through the PCIe server via an FPGA exceeds 6.25Gbps (before the 8b10b encoding) using a prototype RocketIO  PCIe card. Measure the CPU load of the PCIe server at when it receives the data at 6.25Gbps.

Hardware Platform of the Pre-Study EK-V6-ML605-G-J Virtex-6 FPGA evaluation kit provided by Xilinx. FPGA = XC6VLX240T. Capability of PCIe Gen2 (x4). x2 FMC connectors interfacing to optional daughter card.

Hardware Platform of the Pre-Study TD-BD-FMC-OPT4BOARD FMC daughter card with x4 SFP+. AVAGO’s optical transceivers. Released on Aug.11,2010 from Japanese company. PCI-express host server

Schematic Drawing of the Pre-Study . . . . . . . . . . . . . . . . TD-BD-FMC-OPT4BOARD . . . . . . . . . . . . . . . . Loopback optical link FMC FMC LX240T PCIe ML605 PCIe server

1st Meeting with the Company On Jan.18th, 2011 @ KEK Status Waiting for ML605 and the optical link card delivered. For the time being, following items carried out: Device driver development, Firmware R&D using SP605 (Spartan6 eveluation kit) Platform PC The PCIe host PC should be prepared by KEK. x58 chipset. Purchased at ~$3,000 in the market. For the time being, company’s PC is used for the R&D. OS = CentOS 5.5 (kernel version = 2.6.19).

1st Meeting with the Company Device drivers [Q] How large physical memory can be allocated as a single chunk? This would determine DMA performance. [A] Only a few kB. If one needs large memory, say 16MB, try followings: static unsigned char buf[16 * 1024 * 1024]; Or build a special kernel that does not use last 16MB part of the physical memory.