Silicon Valley Test Conference 2013

Slides:



Advertisements
Similar presentations
Practical techniques and tips for probing and de-embedding.
Advertisements

May 8, High Speed Electrical Testing Jim Choate Intel Corporation.
Amplifying Signals Breadboarding: from a diagram to an actual working amplifier.
DCN286 Introduction to Data Communication Technology Session 5.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Copyright © 2014 Wild River Technology LLC Slide 1 Wild River Technology LLC Alfred P. Neves phone
Network Analyzer Terminal - Scalar Network Analyzer
Measurement of Efficiency for power combiner. May 99Through property for 6*4 array power combiner2 Circuit Topology Use 50 Ohms transmision line to replace.
Coaxial Measurements – Common Mistakes & Simple Solutions Sathya Padmanabhan Rocky Teresa Maury Microwave Corp. For electronic copy of presentation go.
® WPD WORKSTATION PRODUCTS DIVISION 1 Page 1 IEEE EPEP2000 Via and Return Path Discontinuity Impact on High Speed Digital Signal Qinglun Chen, Intel WPD.
Wien-Bridge Oscillator Circuits. Why Look At the Wien-Bridge? It generates an oscillatory output signal without having any input source.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
Low Noise Amplifier. DSB/SC-AM Modulation (Review)
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
Objectives How Microcontroller works
1 CISCO NETWORKING ACADEMY PROGRAM (CNAP) SEMESTER 1/ MODULE 4 Cable Testing.
1 Applied Control Systems Technology. 2 Pin configuration Applied Control Systems.
2.5Gbps jitter generator Part 1 final presentation.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Trasmission lines.
Lecture 16 In this lecture we will discuss comparisons between theoretical predictions of radiation and actual measurements. The experiments consider simple.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
A New Method For Developing IBIS-AMI Models
Measurement of Integrated PA-to-LNA Isolation on Si CMOS Chip Ryo Minami , JeeYoung Hong , Kenichi Okada , and Akira Matsuzawa Tokyo Institute of Technology,
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
SpecctraQuest Simulation Winter 2003/4 Final Presentation Date : Student : Kobi Ochayon Supervisor : Boaz Mizrachi.
Signal Integrity Research of High Speed Circuit of Embedded System Kaihua Xu 1, Jun Zhou 1, Yuhua Liu 2, and Shuyun Dong 1 1 College of Physical Science.
An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)
12006 MAPLD International ConferenceSpaceWire 101 Seminar SpaceWire Physical Layer Issues 2006 MAPLD International Conference Washington, D.C. September.
12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.
TECHNOLOGICAL EDUCATIONAL INSTITUTE OF CENTRAL MACEDONIA DEPARMENT OF INFORMATICS & COMMUNICATIONS Master of Science in Communication.
Beyond S-Parameters © Agilent Technologies, Inc Aerospace and Defense Symposium 2007 EuMw 2007 Agilent Workshop Page M6- 1 Hot S22 Measurements.
The Interconnect Modeling Company™ High-Speed Interconnect Measurements and Modeling Dima Smolyansky TDA Systems, Inc.
CCNA1 v3 Module 4 v3 CCNA 1 Module 4 JEOPARDY S Dow.
1 Evaluation and Analysis of Connector Performance for the Spacewire Back Plane Koji Shibuya Keitaro Yamagishi Hideyuki Oh-hashi Seiichi Saito Masaharu.
Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.
SAS 3.0 2x and 4x 12Gb/s MultiLink Connector Proposal September 13, 2010 Page 1.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
Piero Belforte, HDT 1999: Modeling for EMC and High Frequency Devices, DAC 1999,New Orleans USA.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
Adapter Board Design Changes
Classical blocking test (e.g. EN )
High-Speed Serial Link Layout Recommendations –
Beamformer Feeding Board Design and IC Package EM Simulation
Silicon Depletion-Mode TW Modulator
ECEN 460 Power System Operation and Control
Presented by: LADWP November 14, 2017
Chapter 5: BJT AC Analysis
Sub – 1 Ohm Broadband Impedance Matching Network
ITC 2016 PO 16: Testing Yield Improvement by Optimizing the Impedance of Power Delivery Network on DIB Jintao Shi Zaiman Chen.
Figure 5. 1 An example of AND-OR logic
Open book, open notes, bring a calculator
High-Speed Serial Link Layout Recommendations –
Receiver Circuit Testing
Receiver Circuit Testing
DUT vs DIA Device Under Test vs Device In Action
Founded in Silicon Valley in 1984
TPIC0107B H-Bridge And DC Motor
Fields and Waves Lesson 1.5 TRANSMISSION LINES - LOAD MATCHING.
N-port Network Port reference Line Impedance Port Voltage & Current.
IBIS 6.2 Editorial Resolutions
Presentation transcript:

Silicon Valley Test Conference 2013 Configuration Dependent Test Socket Performance Gert Hohenwarter GateWave Northern, Inc. g.hohenwarter@gatewave.com Silicon Valley Test Conference 2013 South East Asia Test Symposium

Silicon Valley Test Conference 2013 Objective Examine effect of different ground configurations on socket performance Use HFSS 3D field simulator model output for socket configurations Use real world PCB model in Mentor HyperLynx for overall performance assessment Silicon Valley Test Conference 2013 2 South East Asia Test Symposium 2

Silicon Valley Test Conference 2013 Simplified socket Generate model output for ‘as tested’ configuration: 3x4 array Silicon Valley Test Conference 2013 South East Asia Test Symposium

Silicon Valley Test Conference 2013 Grounding Ground-Signal-Ground GG-S-S-GG Silicon Valley Test Conference 2013 4 South East Asia Test Symposium 4

Silicon Valley Test Conference 2013 Rationale Insertion loss S21 (f) Test configuration (grounded unused pins) = red All 50 Ohms (except one Ground) = green All open (except one ground) = blue Silicon Valley Test Conference 2013 5 South East Asia Test Symposium 5

Silicon Valley Test Conference 2013 To be avoided Unused pins become resonators Lowest frequency occurs for case of open on one end, short on the other Silicon Valley Test Conference 2013 6 South East Asia Test Symposium 6

Silicon Valley Test Conference 2013 Grounding Performance changes with location and number of grounds Insertion loss S21(f) sig out # grounds sig in Return loss S11(f) Silicon Valley Test Conference 2013 7 South East Asia Test Symposium 7

S-parameters handy for diagnosis, but…. … eye diagram is often used at frequency of interest when socket is combined with rest of circuit: 6 GB/sec Bit-error rate (BER) Silicon Valley Test Conference 2013 8 South East Asia Test Symposium 8

Silicon Valley Test Conference 2013 Socket vs. PCB Performance of socket is intertwined with performance of PCB. Example: High speed circuit, 12 GB/s, cases 1 (blue),4 (green) and 8 (red) Design File: GNDConfig.ffs HyperLynx LineSim v9.0 U1_B01.19 generic TDR Net001 TL1 J2 Via1b_HFSSDesign1.s2p Po... TL2 J1 7_S2POut_1.s2p Port1 Port2 TL5 R10_B00 DR41D_B0... Net004 Silicon Valley Test Conference 2013 9 South East Asia Test Symposium 9

Silicon Valley Test Conference 2013 Load board Real world load board parameters are set up in Mentor HyperLynx simulator in order to generate a representative signal path model Silicon Valley Test Conference 2013 10 South East Asia Test Symposium 10

Complete signal path with PCB Socket: Socket is modeled as a connector between device-under-test (DUT) and load board Socket is modeled as a connector between device-under-test (DUT) and load board Silicon Valley Test Conference 2013 11 South East Asia Test Symposium 11

Complete signal circuit with PCB Device-under-test (DUT) is represented with its actual properties Load board Socket Socket block can be either model output from 3D simulator or actual measurement results Silicon Valley Test Conference 2013 12 South East Asia Test Symposium 12

Real grounding, coupling, DUT@50 Ohms Insertion loss S21 (f) FEXT,NEXT (f) Device-under-test (DUT) is assumed to have 50 Ohm termination Silicon Valley Test Conference 2013 13 South East Asia Test Symposium 13

Real grounding, coupling, real DUT with L,C,R Insertion loss S21 (f) and FEXT,NEXT (f) Device-under-test (DUT) is represented with its actual properties Silicon Valley Test Conference 2013 14 South East Asia Test Symposium 14

Ground position dependence Cases: Ground near a signal pair, ground far from pair ground between pair – 2 different types of socket Z = 35 Ohms - Z = 49 Ohms Silicon Valley Test Conference 2013 15 South East Asia Test Symposium 15

Silicon Valley Test Conference 2013 Far ground 3 GB/s signal through one connection and NEXT plus FEXT -> Eye worse for near 50 Ohm socket but crosstalk lower NEXT/FEXT Z = 35 Ohms - Z = 49 Ohms Silicon Valley Test Conference 2013 16 South East Asia Test Symposium 16

Silicon Valley Test Conference 2013 Near ground 3 GB/s signal through one connection and NEXT plus FEXT -> Eye worse for near 50 Ohm socket but crosstalk lower NEXT/FEXT Z = 35 Ohms - Z = 49 Ohms Silicon Valley Test Conference 2013 17 South East Asia Test Symposium 17

Ground between signals 3 GB/s signal through one connection and NEXT plus FEXT -> Eye worse for near 50 Ohm socket / crosstalk very comparable NEXT/FEXT Z = 35 Ohms - Z = 49 Ohms Silicon Valley Test Conference 2013 18 South East Asia Test Symposium 18

50 Ohm socket comparison ground between signal pins Two (near 50 Ohm) sockets with comparable (good) – 1dB points -> Ground between pins results in very comparable performance NEXT/FEXT Z = 49 Ohms - Z = 49 Ohms Silicon Valley Test Conference 2013 19 South East Asia Test Symposium 19

50 Ohm socket comparison ground adjacent to signal pins Two (near 50 Ohm) sockets with comparable (good) – 1dB points -> Ground adjacent to pins no longer sufficient to avoid Xtalk NEXT/FEXT Z = 49 Ohms - Z = 49 Ohms Silicon Valley Test Conference 2013 20 South East Asia Test Symposium 20

Silicon Valley Test Conference 2013 Conclusion Socket design, analysis and measurement for SI is straightforward ----- but ----- Socket optimization for a given application can be case specific Overall system analysis is mandatory as frequencies increase Silicon Valley Test Conference 2013 21 South East Asia Test Symposium 21