Lecture #11 Page 1 Lecture #11 Agenda 1.Decoders using Structural VHDL 2.VHDL : Generics and Constants Announcements 1.n/a ECE 4110– Digital Logic Design.

Slides:

Advertisements

Similar presentations

EE 261 – Introduction to Logic Circuits

Advertisements

Lecture #28 Page 1 ECE 4110– Sequential Logic Design Lecture #28 Agenda 1.Counters Announcements 1.HW #13 assigned 2.Next: Test #2 Review.

EELE 367 – Logic Design Module 4 – Combinational Logic Design with VHDL Agenda 1.Decoders/Encoders 2.Multiplexers/Demultiplexers 3.Tri-State Buffers 4.Comparators.

LECTURE 4: The VHDL N-bit Adder

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

EE 261 – Introduction to Logic Circuits Module #5 Page 1 EE 261 – Introduction to Logic Circuits Module #5 - VHDL Topics A.Hardware Description Languages.

Introduction to VHDL Multiplexers. Introduction to VHDL VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.

Kazi Fall 2006 EEGN 4941 EEGN-494 HDL Design Principles for VLSI/FPGAs Khurram Kazi Some of the slides were taken from K Gaj’s lecture slides from GMU’s.

Decoders and Encoders Sections 3-5, 3-6 Mano & Kime.

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

EE 367 – Logic Design Lecture #17

EELE 367 – Logic Design Module 3 – VHDL Agenda

Lecture #6 Page 1 Lecture #6 Agenda 1.VHDL - Architecture 2.VHDL - Packages Announcements 1.HW #3 assigned ECE 4110– Sequential Logic Design.

Introduction to VHDL (part 2)

1 Data Object Object Types A VHDL object consists of one of the following: –Signal, Which represents interconnection wires that connect component instantiation.

Data Flow Modeling of Combinational Logic Simple Testbenches

ENG6090 RCS1 ENG6090 Reconfigurable Computing Systems Hardware Description Languages Part 4: Modeling Dataflow.

A.7 Concurrent Assignment Statements Used to assign a value to a signal in an architecture body. Four types of concurrent assignment statements –Simple.

CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #17 – Introduction.

ENG6090 RCS1 ENG6090 Reconfigurable Computing Systems Hardware Description Languages Part 5: Modeling Structure.

Language Concepts Ver 1.1, Copyright 1997 TS, Inc. VHDL L a n g u a g e C o n c e p t s Page 1.

VHDL for Combinational Circuits. VHDL We Know Simple assignment statements –f

1 Introduction to VHDL part 1 Fall Preliminary Class web page egre365/index.html Syllabus Grades: –Quizzes.

ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)

(1) Basic Language Concepts © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Lecture #9 Page 1 Lecture #9 Agenda 1.VHDL : Structural Design Announcements 1.n/a ECE 4110– Digital Logic Design.

2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D

Lecture #18 Page 1 ECE 4110– Sequential Logic Design Lecture #18 Agenda 1.MSI Demultiplexers 2.MSI Tri-State Buffers 3.MSI Comparators Announcements 1.HW.

CS/EE 3700 : Fundamentals of Digital System Design

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

VHDL Discussion Subprograms IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology 1.

Lecture #10 Page 1 Lecture #10 Agenda 1.VHDL : Concurrent Signal Assignments 2.Decoders using Structural VHDL Announcements 1.HW #4 due 2.HW #5 assigned.

George Mason University Behavioral Modeling of Sequential-Circuit Building Blocks ECE 545 Lecture 8.

Lecture #17 Page 1 ECE 4110–5110 Digital System Design Lecture #17 Agenda 1.MSI Multiplexers 2.MSI Encoders Announcements Test 1 closed book, Wednesday.

EGRE 6311 LHO 04 - Subprograms, Packages, and Libraries EGRE 631 1/26/09.

Lecture #12 Page 1 ECE 4110– Digital Logic Design Lecture #12 Agenda 1.VHDL : Behavioral Design (Processes) Announcements 1.n/a.

Lecture #18 Page 1 ECE 4110–5110 Digital System Design Lecture #18 Agenda 1.MSI Demultiplexers 2.MSI Tri-State Buffers 3.MSI Comparators Announcements.

ECE 4110–5110 Digital System Design

Basic Language Concepts

Describing Combinational Logic Using Processes

ECE 4110–5110 Digital System Design

Introduction Introduction to VHDL Entities Signals Data & Scalar Types

Maj Jeffrey Falkinburg Room 2E46E

ECE 4110–5110 Digital System Design

ECE 4110–5110 Digital System Design

ECE 4110–5110 Digital System Design

ECE 4110–5110 Digital System Design

Combinational Circuits Using VHDL

ECE 4110–5110 Digital System Design

ECE 434 Advanced Digital System L08

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

Instructions to get MAX PLUS running

ECE 448 Lecture 6 Modeling of Circuits with a Regular Structure Aliases, Constants, Packages Mixing Design Styles ECE 448 – FPGA and ASIC Design with.

VHDL Discussion Subprograms

VHDL Structural Architecture

L21 – Register Set.

VHDL Discussion Subprograms

ECE 331 – Digital System Design

Modeling of Circuits with a Regular Structure

ECE 448 Lecture 4 Modeling of Circuits with a Regular Structure Constants, Aliases, Packages ECE 448 – FPGA and ASIC Design with VHDL.

Modeling of Circuits with a Regular Structure

Modeling of Circuits with Regular Structure

Design units Lecture 2.

Sequntial-Circuit Building Blocks

4-Input Gates VHDL for Loops

디 지 털 시 스 템 설 계 UP2 Kit를 이용한 카운터 설계

EEL4712 Digital Design (VHDL Tutorial).

(Simple Testbenches & Arithmetic Operations)

EEL4712 Digital Design.

Presentation transcript:

Lecture #11 Page 1 Lecture #11 Agenda 1.Decoders using Structural VHDL 2.VHDL : Generics and Constants Announcements 1.n/a ECE 4110– Digital Logic Design

Lecture #11 Page 2 Decoders using Structural VHDL Decoder Example - Let's design a 2-to-4 Decoder using Structural VHDL - We know we need to describe the following structure: - We know what we'll need: 2 n AND gates = 4 AND gates n Inverters = 2 Inverters Showing more inverters than necessary to illustrate concept

Lecture #11 Page 3 Decoders using Structural VHDL Decoder Example - Let's design the inverter using concurrent signal assignments…. entity inv is port (In1: inSTD_LOGIC; Out1 : outSTD_LOGIC); end entity inv; architecture inv_arch of inv is begin Out1 <= not In1; end architecture inv_arch;

Lecture #11 Page 4 Decoders using Structural VHDL Decoder Example - Let's design the AND gate using concurrent signal assignments…. entity and2 is port (In1,In2 : inSTD_LOGIC; Out1 : outSTD_LOGIC); end entity and2; architecture and2_arch of and2 is begin Out1 <= In1 and In2; end architecture and2_arch;

Lecture #11 Page 5 Decoders using Structural VHDL Decoder Example - Now let's work on the top level design entity called "decoder_2to4" entity decoder_2to4 is port (A,B : inSTD_LOGIC; Y0,Y1,Y2,Y3: outSTD_LOGIC); end entity decoder_2to4;

Lecture #11 Page 6 Decoders using Structural VHDL Decoder Example - Now let's work on the top level design architecture called "decoder_2to4_arch" architecture decoder_2to4 _arch of decoder_2to4 is signal A_n, B_n : STD_LOGIC; component inv port (In1 : inSTD_LOGIC; Out1 : outSTD_LOGIC); end component; component and2 port (In1,In2 : inSTD_LOGIC; Out1 : outSTD_LOGIC); end component; begin ………

Lecture #11 Page 7 Decoders using Structural VHDL Decoder Example - cont…. begin U1 : invport map (A, A_n); U2 : invport map (B, B_n); U3 : and2port map (A_n, B_n, Y0); U4 : and2port map (A, B_n, Y1); U5 : and2port map (A_n, B, Y2); U6 : and2port map (A, B, Y3); end architecture decoder_2to4 _arch;

Lecture #11 Page 8 Generics vs. Constants Generics vs. Constants - it is very useful to be able to design using variables/parameters instead of hard coded values ex) width of bus, delay, loop counters, - VHDL Provides two methods for this functionality 1) Generics 2) Constants - These are similar but have subtle differences

Lecture #11 Page 9 Generics vs. Constants Generics - declared in Entity - design can be compiled without initialization - global variable which can be altered at run-time - is visible to all architectures below that entity syntax: generic (gen-name : gen-type := init-val) NOTE: init-val is optional ex) entity inv_n is generic (WIDTH : integer := 7); port (In1 : STD_LOGIC_VECTOR (WIDTH downto 0); Out1 : STD_LOGIC_VECTOR (WIDTH downto 0) ); end entity inv_n;

Lecture #11 Page 10 Generics vs. Constants Constants - declared in Architecture - needs to be initialized - only visible to the architecture it is defined in syntax: constant (const-name : const-type := init-val) ; NOTE: init-val is NOT optional ex) architecture inv_n_arch of inv_n is constant (t_dly : time := 1ns); begin Out1 <= not In1 after t_dly; end architecture inv_n_arch;