Application of the 5 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland UMC 0.25  m rad. hard 9 chn. each 1024 bins,

Slides:



Advertisements
Similar presentations
Paul Scherrer Institute
Advertisements

March 26th, 2011FEE2011, Bergamo Paul Scherrer Institute Very Fast Waveform Recorders Stefan Ritt.
April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute The role of analog bandwidth and signal-to-noise in timing for waveform digitizing Stefan.
April 28th, 2011Timing Workshop, Chicago Paul Scherrer Institute Limiting factors in Switched Capacitor Arrays Sampling speed, Timing accuracy, Readout.
Paul Scherrer Institute
A NEW TIMING CALIBRATION METHOD FOR SWITCHED CAPACITOR ARRAY CHIPS TO ACHIEVE SUB-PICOSECOND RESOLUTIONS 13 March 2014Workshop on Picosecond Photon Sensors,
Same Channel Same Satellite. Channel 3B N18 Channel 3B N18 Channel 3B N19 Channel 3B N19 Channel 3B M2 Channel 3B M2 A0 vs A1A0 vs A2A1 vs A2.
Application of the DRS Chip for Fast Waveform Digitizing Stefan Ritt Paul Scherrer Institute, Switzerland.
January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.
Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
11 Nov. 2014NSS Refresher Course, Seattle, Paul Scherrer Institute, Switzerland Fast Wave-form Sampling Front-end Electronics Stefan Ritt.
ANITA RF Conditioning and Digitizing Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration Meeting UC, Irvine 24,25 November 2002.
Design and Performance of the 6 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland at 40 mW per channel.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
A few numbers. kT/C noise: limits the dynamic range Sampling capacitor: 60 fF (seen by the switch, post-layout) kT/C = sqrt( * 300K * 60fF)
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
1 Electronics Status of the MEG Trigger system Status and plans for DAQ MSCB slow control system Status of the MEG Trigger system Status and plans for.
Sampling front-ends Chips for Pico-second Timing with Micro-Channel Plate devices Jean-Francois Genat University of Chicago Research Techniques Seminar.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
1 DAQ Update. 2 DAQ Status DAQ was running successfully and stably in ’07 beam time Trigger bus scheme has proven to be very flexible – Added additional.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Fast Waveform Digitizing in Radiation Detection using Switched Capacitor Arrays Stefan Ritt Paul Scherrer Institute, Switzerland.
Jan. 24th, 2013HAP Topic 4, Karlsruhe, Paul Scherrer Institute Applications and future of Switched Capacitor Arrays (SCA) for ultrafast waveform digitizing.
The Trigger Prototype Board Status Marco Grassi INFN - Pisa On behalf of trigger group D. Nicolò F. Morsani S. Galeotti M. Grassi.
MEG positron spectrometer Oleg Kiselev, PSI on behalf of MEG collaboration.
Tackling the search for Lepton Flavor Violation with GHz waveform digitizing using the DRS chip Stefan Ritt Paul Scherrer Institute, Switzerland.
Prediction W. Buchmueller (DESY) arXiv:hep-ph/ (1999)
Development of high speed waveform sampling ASICs Stefan Ritt - Paul Scherrer Institute, Switzerland NSNI – 2010, Mumbai, India.
Deeper Sampling CMOS Transient Waveform Recording ASICs
March 6, INST02, Novosibirsk1 Electronics for the  e  experiment at PSI Short introduction Trigger electronics DAQ electronics Slow Control For the.
1 iTOP readout firmware development K. Nishimura and G. Varner 25-MAR-2011 lDAQ meeting Not shown: Joshua Sopher (firmware) Lili Zhang (DSP coding)
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
Dec. 8th, 2000NOON A new   e  experiment at PSI For the MUEGAMMA collaboration Stefan Ritt (Paul Scherrer Institute, Switzerland) Introduction.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Mid-Semester Review Spring 2014.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
A 20 GS/s sampling ASIC in 130nm CMOS technology.
First results from the DRS4 waveform digitizing chip
Front-End Electronics for G-APDs Stefan Ritt Paul Scherrer Institute, Switzerland.
Jean-François Genat Fast Timing Workshop June 8-10th 2015 FZU Prague Timing Methods with Fast Integrated Technologies 1.
January 2016ISOTDAQ, Rehovot, Israel Paul Scherrer Institute, Switzerland IEEE NPSS distinguished lecturer Waveform Digitizing and Signal Processing Stefan.
A new ASICX design center at PSI Chip Design Core Group 2008 CHIPP Annual Pleanary Meeting EPFL 9. September 2008 Roland Horisberger Paul Scherrer Institut.
CANPS Report Stefan Ritt – Paul Scherrer Institute, Switzerland.
May 23rd, th Pisa Meeting, Elba, Paul Scherrer Institute Gigahertz Waveform Sampling: An Overview and Outlook Stefan Ritt.
THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE … read out by MIDAS Stefan Ritt, Paul Scherrer Institute, Switzerland 15 July 2015MIDAS Workshop, TRIUMF Paul.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
H.Ohoka, H.Kubo, M.Aono, Y.Awane, A.Bamba, R.Enomoto, D.Fink, S.Gunji, R.Hagiwara, M.Hayashida, M.Ikeno, S.Kabuki, H.Katagiri, K.Kodani, Y.Konno, S.Koyama,
D.Breton, Orsay SuperB Workshop – February 16th 2009 Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
TOF readout for high resolution timing for SoLID
Stefan Ritt Paul Scherrer Institute, Switzerland
Timing and fast analog memories in Saclay
Beam schedule some technical info
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
王进红,赵雷,封长青,刘树彬,安琪 核探测与核电子学国家重点实验室
The WaveDAQ System for the MEG II Upgrade
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
Application of the 5 GS/s Waveform Digitizing Chip DRS4
Possible Upgrades ToF readout Trigger Forward tracking
The New Readout Electronics for the SLAC Focusing DIRC Prototype (SLAC experiment T-492 ) L. L. Ruckman, G. S. Varner Instrumentation Development Laboratory.
Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010
Eric oberla Herve grabas
Stefan Ritt Paul Scherrer Institute, Switzerland
FONT5 sampling jitter investigations
TOF read-out for high resolution timing
Ongoing R&D in Orsay/Saclay on ps time measurement: status of the USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton & J.Maalmi (LAL Orsay), E.Delagnes.
Presentation transcript:

Application of the 5 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland UMC 0.25  m rad. hard 9 chn. each 1024 bins, cascadable up to 8192 Sampling speed 0.2 … 5 GS/s Bandwidth 950 MHz V On-chip PLL stabilization Readout speed using ext. ADC: 30 ns * n samples SNR: 69 dB calibrated Aperture jitter: 4 ps at 5 GS/s calibrated

May 14th, 2009RT2009 Beijing2 Evaluation Board Equivalent to 4-chn. 5 GS/s digital oscilloscope Demo in front of poster Board can be obtained from PSI FESPP-19: BLAB FESPP-21: SAM FESPP-24: DRS

May 14th, 2009RT2009 Beijing3 Experiments using DRS chip MAGIC-II 400 channels DRS2 MEG 3000 channels DRS2 BPM for 800 channels DRS4 MACE (India) 1200 channels DRS4 (planned)