Topic: N-Bit parallel and Serial adder

Slides:



Advertisements
Similar presentations
Introduction So far, we have studied the basic skills of designing combinational and sequential logic using schematic and Verilog-HDL Now, we are going.
Advertisements

Mohamed Younis CMCS 411, Computer Architecture 1 CMCS Computer Architecture Lecture 7 Arithmetic Logic Unit February 19,
Henry Hexmoor1 Chapter 5 Arithmetic Functions Arithmetic functions –Operate on binary vectors –Use the same subfunction in each bit position Can design.
CSE-221 Digital Logic Design (DLD)
ECE C03 Lecture 61 Lecture 6 Arithmetic Logic Circuits Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Chapter # 5: Arithmetic Circuits Contemporary Logic Design Randy H
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Shifters. n Adders and ALUs.
Lecture 8 Arithmetic Logic Circuits
11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.
Chapter 7 - Part 2 1 CPEN Digital System Design Chapter 7 – Registers and Register Transfers Part 2 – Counters, Register Cells, Buses, & Serial Operations.
ECE 301 – Digital Electronics
Combinational circuits
Chapter 5 Arithmetic Logic Functions. Page 2 This Chapter..  We will be looking at multi-valued arithmetic and logic functions  Bitwise AND, OR, EXOR,
Chapter 7 Arithmetic Operations and Circuits Hexadecimal Arithmetic 4 binary bits represent a single hexadecimal digit Addition –Add the digits.
Registers and Counters
Chapter 6-2 Multiplier Multiplier Next Lecture Divider
Logical Circuit Design Week 8: Arithmetic Circuits Mentor Hamiti, MSc Office ,
Binary Addition Section 4.5. Binary Addition Example.
+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
Using building blocks to make bigger circuits
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Chapter 4 – Arithmetic Functions and HDLs Logic and Computer Design Fundamentals.
WEEK #10 FUNCTIONS OF COMBINATIONAL LOGIC (ADDERS)
Chapter # 5: Arithmetic Circuits
Chapter 6-1 ALU, Adder and Subtractor
1 CPSC3850 Adders and Simple ALUs Simple Adders Figures 10.1/10.2 Binary half-adder (HA) and full-adder (FA). Digit-set interpretation: {0, 1}
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.
Important Components, Blocks and Methodologies. To remember 1.EXORS 2.Counters and Generalized Counters 3.State Machines (Moore, Mealy, Rabin-Scott) 4.Controllers.
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.
Nov 10, 2008ECE 561 Lecture 151 Adders. Nov 10, 2008ECE 561 Lecture 152 Adders Basic Ripple Adders Faster Adders Sequential Adders.
ENG241 Digital Design Week #8 Registers and Counters.
Chap 5. Registers and Counters. Chap Definition of Register and Counter l a clocked sequential circuit o consist of a group of flip-flops & combinational.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics n Shifters. n Adders and ALUs.
REGISTER A register is a group of flip-flops. Each flip- flop is capable of storing one bit of informa­ tion. An n-bit register consists of a group of.
FPGA-Based System Design: Chapter 4 Copyright  2003 Prentice Hall PTR Topics n Number representation. n Shifters. n Adders and ALUs.
Computer Organization Department of CSE, SSE Mukka Chapter 6 : ARITHMETIC | Website for students | VTU NOTES.
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
ES 244: Digital Logic Design Chapter 4 Chapter 4: Combinational Logic Uchechukwu Ofoegbu Temple University.
Half-Adder: A combinational circuit which adds two one-bit binary numbers is called a half-adder. The sum column resembles like an output of the XOR gate.
1 CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits 4-1,2: Iterative Combinational Circuits and Binary Adders.
Number Systems and Circuits for Addition Lecture 5 Section 1.5 Thu, Jan 26, 2006.
Logic and computers 2/6/12. Binary Arithmetic /6/ Only two digits: the bits 0 and 1 (Think: 0 = F, 1.
Combinational Circuits
Topics covered: Arithmetic CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
CHAPTER 6 Sequential Circuits’ Analysis CHAPTER 6 Sequential Circuits’ Analysis Sichuan University Software College.
Digital Design Module –II Adders Amit Kumar Assistant Professor SCSE, Galgotias University, Greater Noida.
1 Carry Lookahead Logic Carry Generate Gi = Ai Bi must generate carry when A = B = 1 Carry Propagate Pi = Ai xor Bi carry in will equal carry out here.
Number Systems and Circuits for Addition – Binary Adders Lecture 6 Section 1.5 Fri, Jan 26, 2007.
1. 2 Figure 10.1 Truth table and schematic diagram for a binary half-adder Simple Adders Half-adder.
Lecture #23: Arithmetic Circuits-1 Arithmetic Circuits (Part I) Randy H. Katz University of California, Berkeley Fall 2005.
EEL 5722 FPGA Design Fall 2003 Digit-Serial DSP Functions Part I.
CS151 Introduction to Digital Design Chapter 4: Arithmetic Functions and HDLs 4-1: Iterative Combinational Circuits 4-2: Binary Adders 1Created by: Ms.Amany.
Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)
Explain Half Adder and Full Adder with Truth Table.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
ECEN 248 Lab 3: Study and Implementation of Adders Dept. of Electrical and Computer Engineering.
Combinational Circuits
EKT 221 : Digital 2 Serial Transfers & Microoperations
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
Digital System Design Review.
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
CSE Winter 2001 – Arithmetic Unit - 1
Unsigned Multiplication
Arithmetic Circuits (Part I) Randy H
ECE 352 Digital System Fundamentals
Instruction execution and ALU
Computer Architecture
Presentation transcript:

Topic: N-Bit parallel and Serial adder 4/28/2017 Topic: N-Bit parallel and Serial adder Subject: D. E. (2131004) Name: Bajaj Aaishwarya Subject Teacher: Ms. Henal Patel En. No.: 130060131002 Date of submission: 14/10/2014 Sem: 3 Dept: Comp. Sci. & Engg B.M.C.E.T. 1

Content N-Bit Parallel Adder FOUR-BIT BINARY PARALLEL ADDER 4/28/2017 4/28/2017 Content N-Bit Parallel Adder FOUR-BIT BINARY PARALLEL ADDER Ripple-carry adder Limitations Serial binary adder Difference between serial and parallel adder References 2 2

4/28/2017 N-Bit Parallel Adder The Full Adder is capable of adding only two single digit binary number along with a carry input. But in practical we need to add binary numbers which are much longer than just one bit. To add two n-bit binary numbers we need to use the n-bit parallel adder. It uses a number of full adders in cascade. The carry output of the previous full adder is connected to carry input of the next full adder. If all input bits of the two numbers (A & B) are applied simultaneously in parallel, the adder is termed a Parallel Adder. 3

Fig.(a) 4- Bit Parallel adder[7] 4/28/2017 FOUR-BIT BINARY PARALLEL ADDER Fig.(a) 4- Bit Parallel adder[7] 4

In the only half-adder, inputs of 1 and 1 give us 0 with a carry of 1. 2 In the first full-adder (going from right to left), the inputs of 1 and 0 plus the carry of 1 from the half-adder give us a 0 with a carry of 1. 3 In the second full adder, the inputs of 0 and 1 plus the carry of 1 from the previous full-adder give us a 0 with a carry of 1. 4 In the third and final full adder, the inputs of 1 and 1 plus the carry of 1 from the previous full-adder give us a 1 with a carry of 1. 5 Since there are no more numbers to add up, and there is still a carry of 1, the carry becomes the most significant bit. 6 The sum of 1101 and 1011 is 11000. 4/28/2017 5

Fig.(a) Ripple carry adder [1] 4/28/2017 Ripple-carry adder Fig.(a) Ripple carry adder [1] 6

4/28/2017 Ripple-carry adder It is possible to create a logical circuit using multiple full adders to add N-bit numbers. Each full adder inputs a Cin, which is the Cout of the previous adder. This kind of adder is called a ripple-carry adder, since each carry bit "ripples" to the next full adder. Note that the first (and only the first) full adder may be replaced by a half adder (under the assumption that Cin = 0). 7

4/28/2017 Ripple-carry adder The gate delay can easily be calculated by inspection of the full adder circuit. Each full adder requires three levels of logic. In a 32-bit ripple-carry adder, there are 32 full adders, so the critical path (worst case) delay is 2 (from input to carry in first adder) + 31 * 3 (for carry propagation in later adders) = 95 gate delays. 8

4/28/2017 Ripple Carry adder The general equation for the worst-case delay for a n-bit carry-ripple adder is The delay from bit position 0 to the carry-out is a little different: The carry-in must travel through n carry-generator blocks to have an effect on the carry-out A design with alternating carry polarities and optimized AND-OR-Invert gates can be about twice as fast. 9

Fig.(a) Ripple carry adder- logic circuit[10] 4/28/2017 Ripple carry adder. Fig.(a) Ripple carry adder- logic circuit[10] 10

4/28/2017 Parallel Adder This propagation delay is a limiting factor on the adder speed. The signal from the input carry to the output carry propagates through an AND gate and OR gate, which constitute two gate levels. If there are four full adders, the output carry would have 2 x 4 = 8 levels from C0 to C4. The total propagation time in this 4-bit adder would be the propagation time in one half adder (which is the first half adder) plus eight gate levels. Assuming that all the different types of gates have same propagation delay, say T, the propagation delay of adder can be generalized as (2n + 1) T, where n is the number of stages. In this example, n = 4, so the delay is (2 x 4 + 1) T = 9T 11

4/28/2017 Limitations Since all other arithematic operations are implemented by successive additions, the time consumed during addition process is very critical. For fast applications, a better design is required. The carry-look-ahead adder solves this problem by calculating the carry signals in advance, based on the input signals. 12

4/28/2017 Serial binary adder The serial binary adder or bit-serial adder is a digital circuit that performs binary addition bit by bit. The serial full adder has three single-bit inputs for the numbers to be added and the carry in. There are two single-bit outputs for the sum and carry out. The carry-in signal is the previously calculated carry-out signal. The addition is performed by adding each bit, lowest to highest, one per clock cycle. 13

Serial Binary Addition 4/28/2017 Serial Binary Addition Serial binary addition is done by a flip-flop and a full adder. The flip-flop takes the carry-out signal on each clock cycle and provides its value as the carry-in signal on the next clock cycle. After all of the bits of the input operands have arrived, all of the bits of the sum have come out of the sum output. 14

4/28/2017 Fig. (b) Serial adder [2] 15

Difference between serial and parallel adder 4/28/2017 Difference between serial and parallel adder Serial adder: 1) Slower 2) It uses shift registers 3) IT requires one full adder circuit. 4) It is sequential circuit. 5) Time required for addition depends on number of bits. Parallel adder: 1) Faster 2) It uses registers with parallel load capacity 3) No. of full adder circuit is equal to no. of bits in binary adder. 4)It is a combinational circuit 5)Time required does not depend on the number of bits 16

4/28/2017 References [1.] M. Morris Mano, Digital Logic and Computer Design, Prentice-Hall 1979, 0-13-214510-3 , pp.119-123 [2.] A. Anand Kumar, Fundamentals of Digital Circuits, PHI Learning Private Limited,Second Edition June2011, pp.298 [3.] Geoffrey A. Lancaster (2004), Excel HSC Software Design and Development. ,Pascal Press., p. 180.,ISBN 9781741251753 [4.] Burgess, N. (2011). ,Fast Ripple-Carry Adders in Standard-Cell CMOS VLSI". , 20th IEEE Symposium on Computer Arithmetic,p. 103–111. [5.] www.yenka.com/help/parallel&serialadder/ [6.] www.answers.com/Q/compariaion_of_serial_adder_and_parallel_adder [7.] www.globalsepec.com/references/58767/203279/5-9-four-bit-binary- parallel-adder [8.] www.tutorialpoint.com/computer_logical.../combitional_circuit.pdf [9.] www.faculty.kfupm.edu.sa/col/elrabaa/coe/200/essons/lesson3_2.pdf 17

4/28/2017 18