Evaluation of OPA569 Bridge-Tied-Load Errol Leon and Thomas Kuehl Precision Linear Analog Applications January 26, 2016 1.

Slides:



Advertisements
Similar presentations
Digital to Analog Converter By Rushabh Mehta Manthan Sheth.
Advertisements

Analog Electronics Workshop (AEW) Apr 3, Contents Intro to Tools Input Offset Input and Output Limits Bandwidth Slew Rate Noise EMIRR Filtering.
Analog Basics Workshop RFI/EMI Rejection
Transistors and transistor circuits
Design a Logic Probe Experiment 20. Design Specifications Design a logic probe as shown in the block diagram of Figure 1 of Experiment 20 with a signal.
Diode Clamper Circuit. By:Engr.Irshad Rahim Memon
Khaled A. Al-Utaibi  Digital Vs Analog Signals  Converting an Analog Signal to a Digital One  Reading Analog Sensors with the.
Analogue to Digital Conversion
CHAPTER 1: INTRODUCTION TO OPERATIONAL AMPLIFIERS
Design of an Instrumentation Amplifier. Instrumentation Amplifier Differential Pair with Active Load Bias Voltage Generation.
Op-Amps (2). Non-Inverting Amplifier Design Problem Design a non-inverting op-amp with a gain of 6. What is the approximate power supply if Vin must.
Announcements Troubles with Assignments… –Assignments are 20% of the final grade –Exam questions very similar (30%) Deadline extended to 5pm Fridays, if.
Practical Differential Amplifier Design We’ve discussed Large signal behaviour Small signal voltage gain Today: Input impedance Output impedance Coupling.
Switching-Mode Regulators
1 Digital to Analog Converter Nov. 1, 2005 Fabian Goericke, Keunhan Park, Geoffrey Williams.
Pulse Width Modulation (PWM) LED Dimmer Circuit
Week 9: Design a Night Light
POWER AMPLIFIER CHAPTER 4.
Experiment 11: Non-Inverting Amplifier With Modifications that Require the Use of the Velleman Oscilloscope.
An Inverting Amplifier. Op Amp Equivalent Circuit The differential voltage v d = v 2 – v 1 A is the open-loop voltage gain v2v2 v1v1 An op amp can be.
Digital to Analog Converters
POWER AMPLIFIER (Additional Lecture Notes)
Introduction to Transistors
OPA549 and Negative Whisker on Enable
1 LIGO-G V1 Magnetometer DC Power Assessment Magnetometers are distributed in the corner station and both end stations. The complete chain of one.
09/16/2010© 2010 NTUST Today Course overview and information.
Tower Light Show Power Supply Team Members: Jesse Walson Jake Wagner Dave Miller Sponsor: Robert Rinker Team Advisor: Touraj Assefi.
Chapter 5 Transistor Bias Circuits
Electronics Principles & Applications Fifth Edition Chapter 6 Introduction to Small-Signal Amplifiers ©1999 Glencoe/McGraw-Hill Charles A. Schuler.
General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii
OPERATIONAL AMPLIFIERS. BASIC OP-AMP Symbol and Terminals A standard operational amplifier (op-amp) has; V out is the output voltage, V+ is the non-inverting.
ANALOG ELECTRONIC CIRCUITS 1
LDO or Switcher? …That is the Question Choosing between an LDO or DC/DC Converter Frank De Stasi Texas Instruments.
Linear Regulator Fundamentals
Vadodara Institute of Engineering kotanbi Active learning Assignment on Single phase AC CIRCUIT SUBMITTED BY: 1) Bhatiya gaurang.(13ELEE558) 2)
Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.
The Silicon Laboratories C8051F020
Chapter 5 Transistor Bias Circuits
Experiment 10: Inverting Amplifier With Modifications that Require the Use of the Velleman Oscilloscope.
Power Supply Design. Power Supplies For most electronic devices it is necessary to provide a stable source of DC power. Batteries often serve this function.
May FPGA Controlled Amplifier Module (FCAM) December 8, 2005.
5. Design of Power Amplifiers
1 2. Design of BJT amplifiers 2.1 Types of BJT amplifiersTypes of BJT amplifiers 2.2 BJT amplifier biasing designBJT amplifier biasing design 2.3 BJT Optimum.
Linear Regulator Fundamentals
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
Evaluation of OPA569 Bridge-Tied-Load Errol Leon and Thomas Kuehl Precision Linear Analog Applications February 3,
More Non-Ideal Properties
Chapter 5 Operational Amplifier
Diode Circuits and DC Power Supply
(3) Signal Conditioning
Quiz: Determining a SAR ADC’s Linear Range when using Operational Amplifiers TIPL 4101 TI Precision Labs – ADCs Created by Art Kay.
Quiz: Determining a SAR ADC’s Linear Range when using Instrumentation Amplifiers TIPL 4102 TI Precision Labs – ADC Hello, and welcome to the TI Precision.
Electronic Devices Ninth Edition Floyd Chapter 17.
Quiz: Driving a SAR ADC with a Fully Differential Amplifier TIPL 4103 TI Precision Labs – ADCs Created by Art Kay.
Gentec: 12 Bit Driver for TMS320F2837xD Delfino MCU
Principles & Applications Small-Signal Amplifiers
ac Load Line Analysis Maximum Symmetrical Swing
High Current V-I Circuits
Presented by: Sanjay Pithadia SEM – Industrial Systems, Medical Sector
Industrial Electronics
Avoid Electrical Overstress (EOS) Op Amps during Power Cycling
Inductive Sensor Analysis
Lesson 8: Analog Signal Conversion
XTR111 Vout or Iout Analysis
Avoid Electrical Overstress (EOS) Op Amps during Power Cycling
Schmitt Trigger Circuits
Lesson 12: Analog Signal Conditioning
Conversation between Analogue and Digital System
Inductive Sensor Analysis
Errol Leon, Analog Applications Precision Linear Analog Applications
Presentation transcript:

Evaluation of OPA569 Bridge-Tied-Load Errol Leon and Thomas Kuehl Precision Linear Analog Applications January 26,

OPA569 bridge-tied-load analysis outline 2 1)Statement of customer issue 2)Comparison of TIPD103 and customer circuit 3)I-monitor pin limitations as feedback and R max 4)TinaTI model verification of output swing limitation and R load 5)Test set-up of customer’s circuit varying R load 6)Summary of Analysis and Recommendations

Statement of customer issue 3

4 Customer is using OPA569 in applications configuration used in TIPD103, “Bridge-Tied-Load (BTL) Voltage-to -current (VI) Converter.” The following changes in the TIPD103 were made to fit customers needs:  Rload is 10Ω  Rcl1 and Rcl2 are 14kΩ (sets “current limit flag” to trigger at 800mA)  Rset is equivalent to 2kΩ (sets maximum output current ±400mA)  Vref is 2.048V  Vin range from 0V-4.096V When an input voltage generates close to ± 360mA, the “current limit flag” on the OPA569 triggers. When an input voltage generates the maximum value ± 400mA the “current limit flag” is continuous triggered.

Comparison of TIPD103 and customer configuration 5

Comparison of different circuit configuration 6 The following three configurations were built:  Customer circuit in bread board configuration with 10Ω load  Customer circuit in PCB configuration with 10Ω load  TIPD103 configuration with 2.3Ω load

Bread board configuration of customer setup 7

Observed “current limit flag” pin and I-load in bread board circuit configuration 8 I-limit flag triggering at Vin approaches ground. V in V load + V load - Current Limit Flag Triggers at 120mV input

Observed “current limit flag” pin and I-load in bread board circuit configuration- Zoomed in 9 “Current limit flag” triggering for 38us when input signal approaches ground (0 volts). Trigger time of “current limit flag” V in V load + V load - Current Limit Flag

Test setup of customer circuit with PCB 10 REF5020 voltage regulator was used to generate a V ref of 2V. R load is 10Ω, R cl1 and R cl2 are 14kΩ, R set is 2kΩ. REF5020

Analysis of “current limit flag” pin and I-load of customer’s circuit with PCB 11 Triggers at 120mV input V in V load + V load - Current Limit Flag

Analysis of “current limit flag” pin and I-load of customer circuit – Zoomed in 12 Trigger time of “current limit flag” V in V load + V load - Current Limit Flag

Test setup of original TIPD103 circuit with PCB 13

Analysis of “current limit flag” pin and I-load of TIPD Note R load is 2.1Ω as specified in TIPD103 application “Current limit flag” does not trigger at currents below its specified limit of 2A V in V load + V load - Current Limit Flag

I-monitor pin limitations as feedback and R load (max) 15

Analysis of I-monitor pin limitations of OPA From page 13 in the “current monitor” section of the data states: “Additionally, the swing on the I MONITOR pin is smaller than the output swing. When the amplifier is sourcing current, the voltage of the Current Monitor pin must be two hundred millivolts less than the output voltage of the amplifier. Conversely, when the amplifier is sinking current, the voltage of the Current Monitor pin must be at least two hundred millivolts greater than the output voltage of the amplifier.” When condition is violated the current is no longer a linear representation of 1:475 I load. This is why TIPD103 voltage range is from 0.5V-4.5V. Output is clamping when Vin approaches 0V. This is due to output swing limit of the OPA569 from page 3 of the datasheet. The result is a higher I load current of 480mA when V in is 0V and 400mA when V in is 4.098V. Using max current of 480mA and V comp of 4.75V in equation 12 in TIPD103, the maximum R load value calculated is approximately 9.8Ω. A 10Ω load violates the R max based on the maximum load compliance voltage.

TINA-TI model verification of output swing limit and R load 17

DC analysis of TINA-TI schematic using customer circuit with 10Ω load 18 The input voltage 4.096VDC I load is approximately 404mA

DC analysis of TINA-TI schematic using customer circuit with 10Ω load 19 The input voltage 0VDC I load is approximately 480mA

TINA-TI schematic of customer circuit with 10Ω load 20 The input voltage 0V-4.096V R load is 10Ω

TINA-TI simulation of customer circuit with 10Ω load 21

TINA-TI schematic of customer circuit with 8Ω load 22 The input voltage range from 0V V R load is 8Ω which is within R max of 9.8Ω

TINA-TI simulation of customer circuit with 8Ω load 23

TinaTI schematic of customer circuit with 8.5Ω load 24 The input voltage range from 0V V R load is 8.5Ω which is within R max of 9.8Ω

TINA-TI simulation of customer circuit with 8.5Ω load 25

Test setup of customer’s circuit varying R load 26

Analysis of output swing and “current limit flag” for customer’s circuit with a R load of 9.4Ω 27 This condition violates output swing limit and clipping occurs.

Analysis of output swing and “current limit flag” for customer’s circuit with a R load of 9.1Ω 28 This condition just violates output swing limit and slight clipping occurs.

Analysis of output swing and “current limit flag” for customer’s circuit with a Rload of 8.1Ω 29 This condition does not violate output swing limits and no clipping occurs.

Summary of analysis 30

Summary 31 Verified TIPD103 “current limit flag”, the pin triggers at the correct current set by R cl1 and R cl2. Early trigger was identified on the customers configuration with a 10Ω load where the “current limit flag” would trigger low for 30-60us. I MONITOR must be 200mV from supply as specified on page 13 of datasheet. If violated I MONITOR no longer holds a linear relationship with I load. This can cause the flag to trigger early and may cause the output to latch at a supply rail. The output is clamping when Vin approaches 0V in the customer’s application circuit. This is due to the OPA569 output swing limit described on page 3 of the datasheet. The result of doing so is a higher I load current of 480mA when V in is 0V, and 400mA when V in is 4.098V. Applying a max current value of 480mA and V comp of 4.75V in equation 12 in TIPD103, results in a calculated maximum R load value of approximately 9.8Ω. When using a recommended R max of 8.1Ω, the peak-to-peak V load waveforms do not exhibit any clipping.