Washington State University

Slides:

Advertisements

Similar presentations

Topics Electrical properties of static combinational gates:

Advertisements

ELEC 301 Volkan Kursun Design Metrics ECE555 - Volkan Kursun

Digital Electronics Logic Families TTL and CMOS.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter

Ch 11 Bipolar Transistors and Digital Circuits

Courtesy : Prof Andrew Mason CMOS Inverter: DC Analysis By Dr.S.Rajaram, Thiagarajar College of Engineering.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Lecture 4 CMOS Inverter. References Section 4.2,4.3,4.6 (Hodges)

VLSI Design EE213 VLSI DesignStephen Daniels 2003 R Vss R Vo Inverter : basic requirement for producing a complete range of Logic circuits.

Lecture #26 Gate delays, MOS logic

EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.

Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.

EE40 Lec 20 MOS Circuits Reading: Chap. 12 of Hambley

Lecture #24 Gates to circuits

Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.

S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.

Transistor Characteristics EMT 251. Outline Introduction MOS Capacitor nMOS I-V Characteristics (ideal) pMOS I-V Characteristics (ideal)

The CMOS Inverter Slides adapted from:

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

MOS Inverter: Static Characteristics

OPERATIONAL AMPLIFIERS Why do we study them at this point??? 1. OpAmps are very useful electronic components 2. We have already the tools to analyze practical.

EE210 Digital Electronics Class Lecture 5 May 24, 2008.

Topic 4: Digital Circuits

Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)

Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 04: CMOS Inverter (static view) Mary Jane.

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Ch 10 MOSFETs and MOS Digital Circuits

EE210 Digital Electronics Class Lecture 2 March 27, 2008

1. Department of Electronics Engineering Sahand University of Technology NMOS inverter with an n-channel enhancement-mode mosfet with the gate connected.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

Washington State University

Chapter 07 Electronic Analysis of CMOS Logic Gates

Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.

Modern VLSI Design 3e: Chapter 3Partly from 2002 Prentice Hall PTR week5-1 Lecture 14 CMOS Logic Gates Feb. 5, 2003.

VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.

EE210 Digital Electronics Class Lecture 7 May 22, 2008.

Digital Integrated Circuits A Design Perspective

Introduction to MicroElectronics

1 ECE 313 n Microelectronic Circuits –4th edition n Sedra & Smith.

11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.

Bi-CMOS Prakash B.

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

Lecture 20 Today we will Look at why our NMOS and PMOS inverters might not be the best inverter designs Introduce the CMOS inverter Analyze how the CMOS.

Solid-State Devices & Circuits

EE210 Digital Electronics Class Lecture 8 June 2, 2008.

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

Digital Logic Inverter Clasificacion de Circuitos y frecuencia maxima.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

7-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon MOS Inverter — All essential features of MOS logic gates DC and transient characteristics.

CMOS technology and CMOS Logic gate. Transistors in microprocessors.

Resistor Transistor Logic - RTL

Lecture 05: Static Behaviour of CMOS Inverter

Diode Transistor Logic – DTL

CMOS technology and CMOS Logic gate

MOS Inverters 1.

CMOS Inverter First Glance

Digital CMOS Logic Circuits

Lecture 4 EGRE 254 1/26/09.

ENEE 303 7th Discussion.

Chapter – 2 Logic Families.

MOS Transistors CMOS Inverter and Logic Families

Lecture #18 OUTLINE Reading Continue small signal analysis

Presentation transcript:

Washington State University EE586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu

Lecture 4 MOS Inverter Circuits

The CMOS Inverter: A First Glance out C L DD

Ideal Voltage Transfer Characteristics (VTC)

Characteristics of Ideal VTC Switching point occurs at VDD/2. Three gain regions in the ideal inverter VTC Two zero gain regions and one infinite gain region The high gain region, separating the high output from the low output, is a feature required by all useful logic gates to reject noise in the system. The input range is very large while the output range is small for the ideal inverter. The range refers to the voltage interval over which a signal is considered to be a logic 0 or logic 1 Having a large input range and small output range is a desirable characteristic of a logic gate for noise immunity. It implies that the input can vary significantly with little or no effect on the output.

Realistic VTC In practical inverters, the low output voltage, VOL, may not reach Gnd, and the high output voltage VOH, may not reach VDD. The output does not abruptly switch from VDD to Gnd at VDD/2. Switching point, VS, is defined as the point where VOUT=VIN

Realistic VTC The input range for logic 0 is from 0V to a point called VIL where the input is still considered to be low. The input range for logic 1 is the interval from VOH to VIH, where the input is still considered to be high. The output ranges are from VOL to VOUL for logic 0 and VOH to VOUH for logic 1

Effects of Noise Input variation remains within the valid logic 0 range. The output varies by a smaller amount but remains in the range considered to be a valid logic 1 Input is varying in the range where the logic gate acts as a low-gain amplifier, from VOL to VIL. This attenuates the noise since the gain is less than one in this range. the output remains in the range VOUH to VOH The next few inverters in the chain will attenuate the noise even further and eventually the noise is damped out of the system.

Noise Margin

Noise Margin (Cont’d)

Multiple-Source Noise Margin (MSNM) Follow board notes

Multiple-Source Noise Margin (MSNM)

RESISTIVE-LOAD INVERTER DESIGN

VTC The value of VOH can be obtained by setting the input voltage below the transistor threshold voltage VT. No current flows and inverter output voltage Vout remains at VDD. The nominal voltage representing a logic high level is VOH = VDD When a logic value of 1, represented by VOH, applied at the input of this inverter, the transistor is driven into the linear region of operation Follow board notes

VTC (Cont’d) At Vin =VIL, the output voltage is near VDD and the transistor is operating in the saturation region. Follow board notes

VTC (Cont’d) At the other unity gain point, where Vin = VIH, the output voltage is near 0 V and the transistor is operating in the linear region. Follow board notes

VTC (Cont’d) Switching threshold NMOS transistor is in saturation