10 Feb. 2009 Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI1 ILD Logo goes here Iteration#6b on LCTPC “advanced-endcap” for the ILD LOI…

Slides:



Advertisements
Similar presentations
1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.
Advertisements

Front-end electronics for the LPTPC Outline of the talk:  System lay out  Mechanics for the front-end electronics  End-cap and panels  Connectors and.
Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.
TPC DETECTOR SEGMENTATION OF THE READOUT PLANE LATERAL VIEW OF THE TPC
N-XYTER Hybrid Developments Christian J. Schmidt et al., GSI Darmstadt JINR, Dubna, Oct. 15 th 2008.
28 June 2002Santa Cruz LC Retreat M. Breidenbach1 SD – Silicon Detector EM Calorimetry.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
Chamber PCB s, FEB s, Cooling, HV/LV Distribution 1)PCB designs-track widths, track to track distances … 2) Double sided and Multi layer, modular approach.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Lab-1,Week 1, EML 3016 C- Spring 2003 Electronic Device Cooling A thin (assume zero thickness) electronic chip has a square shape of an area 5x5 cm 2,
Gaseous Tracking (TPC) Summary LCWT09 Nov. 5, 2009 LAL, Orsay Takeshi MATSUDA DESY/FLC 1.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
CaRIBOu Hardware Design and Status
1 Advanced Endplate - mechanics: Development of a Low-Material TPC Endplate for ILD Dan Peterson Laboratory for Elementary-Particle Physics, Cornell University.
Progress towards a technological prototype for a semi-digital hadron calorimeter based on glass RPCs Nick Lumb Paris, 8 October 2010.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
Micromegas modules Towards the 7 module test. Micromegas panels Phase I: ‘Large Prototype’ Micromegas modules were built and tested in beam ( ):
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
TPC in ILD ILC/ECFA - Warsaw 11 June 2008 Jan Timmermans NIKHEF.
EUDET JRA3 ECAL and FEE C. de La Taille (LAL-Orsay) EUDET status meeting DESY 10 sep 2006.
FPCCD option Yasuhiro Sugimoto 2012/5/24 ILD 1.
At the HERA collider in Hamburg an experiment (ZEUS) has been built to study electron-proton collisions. For the near future an upgrade of this experiment.
1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)
MUSIC DAC/ADC PCB Rick Raffanti Nov 23, Circuit changes Add ADR441 reference, U108 Add loopback filters Change U103 from LM to LP (lower.
10 Nov Ron Settles MPI-Munich LCTPC advanced-endcap studies for the LOI1 Continuation of LCTPC “advanced- endcap” planning for the ILD LOI ILD Logo.
TPC electronics for ILD P. Colas Krakow, IFJ-PAN, ILD Pre-meeting September 24, 2013.
1 Luciano Musa, Gerd Trampitsch A General Purpose Charge Readout Chip for TPC Applications Munich, 19 October 2006 Luciano Musa Gerd Trampitsch.
TPC Integration P. Colas (thanks to D. Attié, M. Carty, M. Riallot, LC-TPC…) TPC layout(s) Services Power dissipation Endplate thickness and cost Mechanical.
Takeshi Matsuda LC TPC Collaboration March 5, 2008 TPC Endcap Materials.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
07/03/2008 Ron Settles MPI-Munich TPC B-field1 On the Magnetic-field Requirements for the LC TPC OUTLINE of TALK Status of Discussion.
J-C Brient-DESY meeting -Jan/ The 2 detector options today …. SiD vs TDR [ * ] [ * ] J.Jaros at ALCPG-SLAC04 ECAL ECAL tungsten-silicon both optionsHCAL.
11/09/2008 Ron Settles MPI-Munich/DESY LCTPC planning for the LOI1 LCTPC issues for the ILD LOI ILD Logo goes here.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
2007 Oct 21 GEM Panel for LP1 Akimasa Ishikawa (Saga University) For CDC group.
≈450 mm 50 x 220 mm 2 ≈450 mm 50 x 220 mm 2 Electronics boards Size: 50 x 220 mm 8 VMM chips à 64 ch Total: 512 ch/board Zebra contact Arrangement of electronics.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
LCTPC “Advanced Endplate” (Discussion) LC TPC Meeting at ALCGP07 T. Matsuda.
Integration of the MVD Demonstrator S. Amar-Youcef, A. Büdenbender, M. Deveaux, D. Doering, J. Heuser, I. Fröhlich, J. Michel, C. Müntz, C. Schrader, S.
Redesign of LumiCal mechanical structure W.Daniluk, E.Kielar, J.Kotula, K.Oliwa, Wojciech Wierba, L.Zawiejski Institute of Nuclear Physics PAN Cracow,
Status report on the development of a TPC readout system based on the SALTRO-16 chip and some thoughts about the next step Leif Jönsson AIDA Meeting Vienna.
19 Jan Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI1 ILD Logo goes here Iteration on LCTPC “advanced-endcap” for the ILD LOI…
1 TPC Large Prototype (LP) Beam Tests Jan Timmermans NIKHEF/DESY (for LCTPC Collaboration) ALCPG 2011, Eugene.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
Power Supply for DEPFET in SuperBelle Pablo Vazquez IGFAE-USC Henryk Palka INP-KRA.
PIXEL 2000 P.Netchaeva INFN Genova 0 Results on 0.7% X0 thick Pixel Modules for the ATLAS Detector. INFN Genova: R.Beccherle, G.Darbo, G.Gagliardi, C.Gemme,
SKIROC status Calice meeting – Kobe – 10/05/2007.
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
GEM Integrated PCB readout and cooling
n-XYTER Hybrid Developments
A General Purpose Charge Readout Chip for TPC Applications
Milano Activities: an update Mauro Citterio On behalf of INFN Milano
Ron Settles MPI-Munich LCTPC integration model
Development of a low material endplate for LP1 and ILD
The future readout system based on SALTRO16
SUMMARY OF THE ORSAY LD-TPC ELECTRONICS MEETING
Sensor Layout Options Aim is to understand the implication and constrains of possible sensor design/layout on the general ID Layout. Keep both ATLAS “drum”
Power pulsing of AFTER in magnetic field
288 channel HE RBX? A conceptual exercise, NOT a proposal
TPC electronics for ILD
Toward the final design of a TPC for the ILD detector
Dan Peterson: News on Advanced Endplate Mechanics
Status of n-XYTER read-out chain at GSI
02 / 02 / HGCAL - Calice Workshop
prototype PCB for on detector chip integration
Presentation transcript:

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI1 ILD Logo goes here Iteration#6b on LCTPC “advanced-endcap” for the ILD LOI…

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI2 LCTPC engineering model for LOI “Advanced endcap” meetings now continuing. Next steps (updated): LCTPC engineering model for LOI “Advanced endcap” meetings now continuing. Next steps (updated):

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI3 LCTPC engineering model for LOI Endplate, electronics, power This is about “standard” electronics (CMOS pixel-electronics require a separate study). “Advanced endplate” meetings now continuing to understand the electronic density that will allow building a coolable, stiff, thin endplate. The (sometimes self-contradicting) requirements: Number of pads: as many as possible (~10^6 channels per endcap) Power to cool: as small as possible 0.5mW/channel with power pulsing->big issue!!! (cooling medium liquid/gas) Endplate material: as stiff and as thin (X_0) as possible (purpose of the present exercise) LCTPC engineering model for LOI Endplate, electronics, power This is about “standard” electronics (CMOS pixel-electronics require a separate study). “Advanced endplate” meetings now continuing to understand the electronic density that will allow building a coolable, stiff, thin endplate. The (sometimes self-contradicting) requirements: Number of pads: as many as possible (~10^6 channels per endcap) Power to cool: as small as possible 0.5mW/channel with power pulsing->big issue!!! (cooling medium liquid/gas) Endplate material: as stiff and as thin (X_0) as possible (purpose of the present exercise)

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI4 LCTPC engineering model for LOI “Advanced endplate” meetings now continuing to understand the electronic density that will allow building a coolable, stiff, thin endplate. From meeting #4 10.Nov.2008: LCTPC engineering model for LOI “Advanced endplate” meetings now continuing to understand the electronic density that will allow building a coolable, stiff, thin endplate. From meeting #4 10.Nov.2008:

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI5 LCTPC engineering model for LOI “Advanced endcap” meeting#4, reminder about cooling (will come back to electronics in a moment): LCTPC engineering model for LOI “Advanced endcap” meeting#4, reminder about cooling (will come back to electronics in a moment):

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI6

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI7 LCTPC engineering model for LOI “Advanced endcap” meeting#4, reminder about cooling daq (will come back to electronics in a moment): LCTPC engineering model for LOI “Advanced endcap” meeting#4, reminder about cooling daq (will come back to electronics in a moment):

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI8

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI9 LCTPC engineering model for LOI “Advanced endcap” meeting#5: LCTPC engineering model for LOI “Advanced endcap” meeting#5:

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI10 LCTPC engineering model for LOI “Advanced endcap” meeting#5, Jan example:

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI11 LCTPC engineering model for LOI “Advanced endcap” meeting#5: LCTPC engineering model for LOI “Advanced endcap” meeting#5:

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI12 LCTPC engineering model for LOI “Advanced endcap” meeting#5, Dan example: LCTPC engineering model for LOI “Advanced endcap” meeting#5, Dan example: 5m

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI13 3.5m SiC

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI14 N.B. 3.3 M !! N.B.  by 3 !! LCTPC engineering model for LOI “Advanced endplate” meeting#4, electronics: LCTPC engineering model for LOI “Advanced endplate” meeting#4, electronics:

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI15 LCTPC engineering model for LOI Advanced endcap electronics on 10 Nov: LCTPC engineering model for LOI Advanced endcap electronics on 10 Nov:

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI16 PCB topology and layer stack-up Pad layer Pad signals routing det gnd Digital signals I gnd vdd Digital signals II gnd 8-layer PCB “Considerations on readout plane” (Luciano 10Nov.) Analogue PWR planes Digital PWR planes amplifiers ADCs Digital Processing Chip floorplan Flip-chip mounted PCB

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI17

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI18 More on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate) Digital processor0.6 mm 2 (estimate) in the following we consider the case of 1.5mm 2 / channel 64 ch / chip  ~ 100 mm 2 Area of the chip on the PCB: 14 x 14 mm 2 / chip  ~ 3 mm 2 / pad Pads: 64 ch times 1.27mm x 6.3mm pads (8mm2) = 512mm2 of pads/chip

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI19 PCB topology and layer stack-up Pad layer Pad signals routing det gnd Digital signals I gnd vdd Digital signals II gnd 8-layer PCB If this is correct, then amplifiers ADCs Digital Processing Chip floorplan Flip-chip mounted PCB amplifiers ADCs Digital Processing Analogue PWR planes Digital PWR planes

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI20 Possible module layout thicknesses: 5?mm PCB+chips 2mm Al plate 5mm water circuit 10mm honeycomb λ/d G10 = 100 W/m^2 ºK λ/d Al = 10^5 W/m^2 ºK -> 80W/m^2 and 20W/m^2) flows to water and pads Pad layer Pad signals routing det gnd Digital signals I gnd vdd Digital signals II gnd 8-layer PCB: 1.How thick? 2.Thermal conduct. = G10? Questions amplifiers ADCs Digital Processing Chip floorplan O.K.? PCB amplifiers ADCs Digital Processing chips Al plate Araldite glue water circuit Honeycomb for stiffness ~30mm?

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI21 Scenario for readout plane Power consumption amplifier 8 mW / channel ADC30 mW / channel Digital Proc 4 mW / channel Power regulation and links 10 mW / channel duty cycle:1% average power / channel ~ 0.5 mW / channel average power / m 2 50 W -> assume 100 W to be safe Layout: 10 m^2 per endcap 0.1 m^2 per module => 100 modules/endcap pads/module=>.08 m^2 pads,.02m^2 “services” 10 W per module

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI22

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI23

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI24

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI25 2-rows (Aleph) 3-rows (Akira) 4-rows (Philippe) General ideas for number of sector-rows (David,Paul,Marc,Michael)

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI26

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI27 LCTPC engineering model for LOI “Advanced endcap” Dan: I am in contact with him about the module layout on the endcap. Past examples: LCTPC engineering model for LOI “Advanced endcap” Dan: I am in contact with him about the module layout on the endcap. Past examples:

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI28 LCTPC engineering model for LOI “Advanced endcap” proposal to Dan, use LP layout and scale to LCTPC size: LCTPC engineering model for LOI “Advanced endcap” proposal to Dan, use LP layout and scale to LCTPC size: LCTPC layout: 10 m^2 per endcap 0.1 m^2 (1000cm^2) per module => 100 modules per endcap 10 W per module LP: 400cm^2 /module

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI29

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI30

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI31