Multiplexer.

Slides:



Advertisements
Similar presentations
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Advertisements

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Combinational Logic Design Process
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
4-bit adder, multiplexer, timing diagrams, propagation delays
Any logic circuits can be transformed to an implementation where only NAND gates (and inverters) are used. The general approach to finding a NAND-gate.
Chapter2 Digital Components Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Multiplexers DeMultiplexers XOR gates
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Learning Outcome By the end of this chapter, students are expected to understand a few elementary components in digital system Decoder Multiplexer Demultiplexer.
Combinational Logic Design
Chap 9 supplement MUX/DMUX C H 1 Lecture 9B MUX/DMUX Tree One application example of MUX/DMUX –One data line + 3 selection line (GND not shown) –Time-multiplexed.
ECE 3130 – Digital Electronics and Design
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
1 CS151: Digital Design Chapters 4, 5 Review. CS Question 1 Design a combinational circuit for a Roller-Coaster ride in an amusement park. The design.
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Morgan Kaufmann Publishers
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
1 CSE370, Lecture 10 Lecture 10 u Logistics n HW3 due Friday (cover materials up to this lecture) n Lab3 going on this week n Midterm 1: a week from today.
Multiplexers. Outline  Larger Multiplexers  Standard MSI Multiplexer  Implementing Functions with Multiplexers  Implementing Functions with Smaller.
Decoders, Encoders, Multiplexers
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
CSE 370 Spring 2006 Introduction to Digital Design Lecture 10: Multiplexers and Demultiplexers Last Lecture Multilevel Logic Hazards Today Multiplexers.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
XYZCS Designing Binary Adders with decoders C(X,Y,Z) =  m(3,5,6,7) S(X,Y,Z) = S m(1,2,4,7);
Computer Organization CSC 405 Decoders and Multiplexers.
Combinational Circuits. Outline Boolean Algebra Decoder Encoder MUX.
3.13 How many output lines will a five-input decoder have?
Multiplexer (MUX) A multiplexer can use addressing bits to select one of several input bits to be the output. A selector chooses a single data input and.
A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.
Digital Design Module 2 Multiplexer and Demultiplexer
DIGITAL COMPONENTS. MULTIPLEXERS A multiplexer is a combinational circuit that receives binary information from one of 2 n input data lines and directs.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Mu.com.lec 11.  Used not only to perform addition but also to perform subtraction, multiplication and division  The most basic of the adders is the.
MSI Circuits.
Full Adders Vector Notation Multiplexers and Decoders Ellen Spertus MCS 111 September 6, 2001.
ECE 3130 Digital Electronics and Design
ECE 3130 Digital Electronics and Design
Multiplexer.
Computer Science 210 Computer Organization
Combinational Circuits
Reference: Chapter 3 Moris Mano 4th Edition
Reference: Chapter 3 Moris Mano 4th Edition
Combinational Circuits
More Devices: Control (Making Choices)
Combinational Logic Circuits
NAND-ONLY LOGIC CIRCUITS
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Computer Science 210 Computer Organization
EET107/3 DIGITAL ELECTRONICS 1
Lecture 8 Logistics Last lecture Last last lecture Today
COE 202: Digital Logic Design Combinational Circuits Part 3
Lecture 10 Logistics Last lecture Today
CSE 140L Discussion 3 CK Cheng and Thomas Weng
Combinational Circuits
Electronics for Physicists
Overview Last lecture Timing; Hazards/glitches
Digital System Design Combinational Logic
Multiplexers Mux.
Presentation transcript:

Multiplexer

Multiplexer (MUX) A multiplexer can use addressing bits to select one of several input bits to be the output. As an example in the telephone industry, a number of phone calls can be carried on a single wire. Another example is a home stereo system remote control that allows one to select between a CD player, a DVD player, or cable TV. Sound systems having digital output can carry several channels over a single fiber optic cable. A selector chooses a single data input and passes it to the MUX output It has one output selected at a time. 2

4 to 1 line multiplexer 4 to 1 line multiplexer 2n MUX to 1 n for this MUX is 2 This means 2 selection lines s0 and s1 S1 S0 F I0 1 I1 I2 I3 3

Multiplexer (MUX) Consists of: Inputs (multiple) = 2n Output (single) Selectors (# depends on # of inputs) = n Enable (active high or active low)

Function table with enable 5

Multiplexer Versus Decoder 2-t0-4 Decoder 4-to-1 Multiplexer Note that the multiplexer has an extra OR gate. A1 and A0 are the two inputs in decoder. There are four inputs in multiplexer. 6

Function table with enable 7

Cascading multiplexers Using three 2-1 MUX to make one 4-1 MUX F S1 S0 F I0 1 I1 I2 I3 8

8-to-1 multiplexer using 2-to-1 multiplexers. Example: Construct an 8-to-1 multiplexer using 2-to-1 multiplexers. I0 I1 S2 S1 S0 F I0 1 I1 I2 I3 I4 I5 I6 I7 I2 I3 F 2-1 MUX S E I4 I5 S2 E I6 I7 9

Example ( ) Construct 8-to-1 multiplexer using one 2-to-1 multiplexer and two 4-to-1 multiplexers 10

Decoder

Decoder Accepts a value and decodes it Consists of: Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2n , numbered from 0  2n - 1) Selectors / Enable (active high or active low)

The truth table of 2-to-4 Decoder

2-to-4 Decoder

2-to-4 Decoder

The truth table of 3-to-8 Decoder 1

3-to-8 Decoder

3-to-8 Decoder with Enable