Presentation is loading. Please wait.

Presentation is loading. Please wait.

Ruggedized Camera Encoder P14571. Logic ElementsALMRegistersM20K MemoryDSP BlocksMultipliersPLL BlocksMbits FPGAHPS High End Stratix V GX95201,437,0002,640520704320.

Published byCynthia Gilbert Modified over 9 years ago

Similar presentations

Presentation on theme: "Ruggedized Camera Encoder P14571. Logic ElementsALMRegistersM20K MemoryDSP BlocksMultipliersPLL BlocksMbits FPGAHPS High End Stratix V GX95201,437,0002,640520704320."— Presentation transcript:

1 Ruggedized Camera Encoder P14571

2 Logic ElementsALMRegistersM20K MemoryDSP BlocksMultipliersPLL BlocksMbits FPGAHPS High End Stratix V GX95201,437,0002,640520704320 Stratix V GT 6220939,0002,560500512280 Stratix V GS 69501,050,0002,5675003,926280 Stratix V E95201,437,0002,640520704 280 Logic ElementsALMRegistersMemory (Kb)DSP BlocksMultipliersPLL M10KMLAB FPGAHPS Mid-Range Arria V GX504190,240760,96024,1402,9061,1562,312160 Arria V GT504190,240760,96024,1402,9061,1562,312160 Arria V GZ450169,800679,20034,0005,3061,1392,278240 Arria V SX462174,340697,36022,8202,6581,0902,180143 Arria V ST462174,340697,36022,8202,6581,0902,180143 Logic ElementsALMRegistersMemory (Kb)DSP BlocksMultipliersPLL M10KMLAB FPGAHPS Lowest Cost Cyclone V E301113,560454,24012,2001,71734268480 Cyclone V GX301113,560454,24012,2001,71734268480 Cyclone V GT301113,560454,24012,2001,71734268480 Cyclone V SE11041,509166,0365,57062111222463 Cyclone V SX11041,509166,0365,57062111222463 Cyclone V ST11041,509166,0365,57062111222463

3 TransceiversGPIOLVDSHMCPCIe Hard IP BlockProcessor Package Size FPGAHPSTransmitterReceiverFPGAHPS High End Stratix V GX66 (14.1Gbps)6000150 001 or 4None Stratix V GT 4 (28.05Gbps) or 32 (12.5Gbps) 6000150 001 None Stratix V GS 36 or 48 (14.1Gbps)8400210 00 1, 2, or 4None Stratix V E None8400210 00 0None TransceiversGPIOLVDSHMCPCIe Hard IP BlockProcessor Package Size FPGAHPSTransmitterReceiverFPGAHPS Mid-Range Arria V GX36 (6 Gbps)7040160176402None Arria V GT37 (6 Gbps) or 20 (10 Gbps)7040160176402None Arria V GZ36 (12.5 Gbps)6740166168001None Arria V SX30 (6 Gbps)540208120136312ARM Cortex A-9 (Dual-Core) Arria V ST30 (6 Gbps) or 16 (10 Gbps)540208120136312ARM Cortex A-9 (Dual-Core) TransceiversGPIOLVDSHMCPCIe Hard IP BlockProcessor Package Size FPGAHPSTransmitterReceiverFPGAHPS Lowest Cost Cyclone V E04800120 200None Cyclone V GX12 (3 Gbps)5600140 202None Cyclone V GT12(6 Gbps)5600140 202None Cyclone V SE028818172 110ARM Cortex-A9 (Single- or Dual-core) U484(19mm), U672(23mm), or F896(31mm) Cyclone V SX9 (3 Gbps)28818172 112ARM Cortex-A9 (Dual-core)U672(23mm) or F896(31mm) Cyclone V ST9 (5 Gbps)28818172 112ARM Cortex-A9 (Dual-core)

4 PriceAvailabilityMin. Quantity High End Stratix V GX Stratix V GT Stratix V GS$1,804.00 - $15,666.9912 week lead-timeYes Stratix V E PriceAvailabilityMin. Quantity Mid-Range Arria V GX Arria V GT Arria V GZ Arria V SX Arria V ST PriceAvailabilityMin. Quantity Lowest Cost Cyclone V E Cyclone V GX$59.57 - $762.94 Call Altera (non- Stock)Yes Cyclone V GT$163.41 - $725.168 week Lead-timeYes Cyclone V SE$97.39 - $325.92 Call Altera (non- Stock)Yes Cyclone V SX$157.33 - $367.11 Call Altera (non- Stock)Yes Cyclone V ST$304.05 - $386.83 Call Altera (non- Stock)27

5 Logic CellsBlockRAMDSP Slices DSP Performance (symmetric FIR)Transceiver CountTransceiver Speed Total Transceiver Bandwidth (full duplex) Spartan-61474434.8Mb180140GMACs83.2 Gb/s50 Gb/s Artix-721536013Mb740930GMACs166.6 Gb/s211 Gb/s Kintex-7477, 76034Mb19202,845GMACs3212.5 Gb/s800 Gb/s Virtex-7195456068Mb36005,335GMACs9628.05 Gb/s2,784 Gb/s Kintex UltraScale116088076Mb55208,180 GMACs6416.3 Gb/s2,086 Gb/s Virtex UltraScale4407480115Mb28804,268 GMACs10432.75 Gb/s5,101 Gb/s

6 Memory Interface (DDR3) PCI Express® Interface Analog Mixed Signal (AMS)/XADCConfiguration AESI/O PinsI/O Voltage Spartan-6800x1 Gen1-Yes5761.2V - 3.3V Artix-71066x4 Gen2XADCYes5001.2V - 3.3V Kintex-71866x8 Gen2XADCYes5001.2V - 3.3V Virtex-71866x8 Gen3XADCYes12001.2V - 3.3V Kintex UltraScale2400x8 Gen3System MonitorYes8321.0 – 3.3V Virtex UltraScale2400x8 Gen3System MonitorYes14561.0 – 3.3V

7 PriceAvailability Minimum Quantity Spartan-6$13.89 - $352.007 week Lead-timeNo Artix-7$126.30 - $411.546-16 week Lead-timeNo Kintex-7$137.72 - $5,608.538-16 week Lead-timeNo Virtex-7$2,579.05 - $ 39,057.886-16 week Lead-timeNo Kintex UltraScaleCall for QuoteCall for Lead-timeNo Virtex UltraScaleCall for QuoteCall for Lead-timeNo

8 Cyclone V SXSpartan-6 Logic Elements 110147443Logic Cells ALM 41,5094.8MbBlockRAM Registers 166,036180DSP Slices Memory (Kb) M10K 5,570140GMACs DSP Performance (symmetric FIR) MLAB 6218Transceiver Count DSP Blocks 1123.2 Gb/sTransceiver Speed Multipliers 22450 Gb/s Total Transceiver Bandwidth (full duplex) PLL FPGA 6800Memory Interface (DDR3) HPS 3x1 Gen1PCI Express® Interface Transceivers 9 (3 Gbps)- Analog Mixed Signal (AMS)/XADC GPIO FPGA 288YesConfiguration AES HPS 181576I/O Pins LVDS Transmitter 721.2V - 3.3VI/O Voltage Receiver 72$13.89 - $352.00Price HMC FPGA 17 week Lead-timeAvailability HPS 1NoMinimum Quantity PCIe Hard IP Block 2 Processor ARM Cortex-A9 (Dual-core) Package Size U672(23mm) or F896(31mm) Price $157.33 - $367.11 Availability Call Altera (non-Stock) Min. Quantity Yes

9

10

11

Download ppt "Ruggedized Camera Encoder P14571. Logic ElementsALMRegistersM20K MemoryDSP BlocksMultipliersPLL BlocksMbits FPGAHPS High End Stratix V GX95201,437,0002,640520704320."

Similar presentations

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
PCI Express® technology in 28-nm FPGAs

PCI Express® technology in 28-nm FPGAs
Basic FPGA Architectures

Basic FPGA Architectures
Lecture 7 FPGA technology. 2 Implementation Platform Comparison.

Lecture 7 FPGA technology. 2 Implementation Platform Comparison.
© 2009 Altera Corporation— Public Cyclone III LS FPGAs.

© 2009 Altera Corporation— Public Cyclone III LS FPGAs.
Read-Out Electronics: where data come from (lecture 2) 1 iCSC2014, Francesco Messi, University of Bonn Read-Out Electronics: where data come from Lecture.

Read-Out Electronics: where data come from (lecture 2) 1 iCSC2014, Francesco Messi, University of Bonn Read-Out Electronics: where data come from Lecture.
Xilinx Advanced Products Division Virtex-4 Overview Version 2.1 March 2005.

Xilinx Advanced Products Division Virtex-4 Overview Version 2.1 March 2005.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.
XUP Virtex-5 Development System January 2009. XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!

XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Uli Schäfer 1 FPGAs for high performance – high density applications Intro Requirements of future trigger systems Features of recent FPGA families 9U *

Uli Schäfer 1 FPGAs for high performance – high density applications Intro Requirements of future trigger systems Features of recent FPGA families 9U *
© 2008 Altera Corporation—Public High-Performance Embedded Computing Workshop 23-25 September 2008 Impact on High-Performance Applications: FPGA Chip Bandwidth.

© 2008 Altera Corporation—Public High-Performance Embedded Computing Workshop September 2008 Impact on High-Performance Applications: FPGA Chip Bandwidth.
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.

© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.

Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
UCT Software-Defined Radio Research Group

UCT Software-Defined Radio Research Group
© Copyright 2009 Xilinx Copyright 2012 Xilinx August 2012 Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform.

© Copyright 2009 Xilinx Copyright 2012 Xilinx August 2012 Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform.
© 2010 Altera Corporation—Public Introducing 28-nm Stratix V FPGAs and HardCopy V ASICs: Built for Bandwidth 2010 Technology Roadshow.

© 2010 Altera Corporation—Public Introducing 28-nm Stratix V FPGAs and HardCopy V ASICs: Built for Bandwidth 2010 Technology Roadshow.
A Company Selling Technology and not just a Product.

A Company Selling Technology and not just a Product.
© 2009 Altera Corporation— Public 40-nm Stratix IV FPGAs Innovation Without Compromise.

© 2009 Altera Corporation— Public 40-nm Stratix IV FPGAs Innovation Without Compromise.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.

Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.

Similar presentations

Ads by Google