Presentation is loading. Please wait.

Presentation is loading. Please wait.

FPU structure. Assumptions (to shorten execution trace) – 2 instructions dispatched in order per cycle – execution begins in same cycle as dispatch –

Similar presentations


Presentation on theme: "FPU structure. Assumptions (to shorten execution trace) – 2 instructions dispatched in order per cycle – execution begins in same cycle as dispatch –"— Presentation transcript:

1 FPU structure

2 Assumptions (to shorten execution trace) – 2 instructions dispatched in order per cycle – execution begins in same cycle as dispatch – result broadcast on CDB in last cycle of execution Example Instruction sequence W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2 Initial register contents FLR tagdata F006 F202 F4010 F608

3 Cycle 1 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unit 608 W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unitW 608 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unitW 608

4 Cycle 2 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unitW 608 W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unitW 608 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unitW 658

5 Cycle 3 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unitY X658 W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2

6 Cycle 4 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unitY X658 W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2

7 Cycle 5 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unit X658 W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2

8 Cycle 6 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unit Z658 W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2

9 Cycle 7 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unit Z658 W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2

10 Cycle 8 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unit Z658 W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2

11 Cycle 9 FADDFMUL/DIVFLR tagdatatagdatatagdatatagdatatagdata Ex unit W: F4 <- F0 + F6 X: F2 <- F0 * F4 Y: F4 <- F4 + F6 Z: F6 <- F4 * F2


Download ppt "FPU structure. Assumptions (to shorten execution trace) – 2 instructions dispatched in order per cycle – execution begins in same cycle as dispatch –"

Similar presentations


Ads by Google