Presentation is loading. Please wait.

Presentation is loading. Please wait.

Performed by: Lotem Sharon, Yuval sela Instructor: Ina Rivkin Cooperated with: Piltest המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.

Similar presentations


Presentation on theme: "Performed by: Lotem Sharon, Yuval sela Instructor: Ina Rivkin Cooperated with: Piltest המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory."— Presentation transcript:

1 Performed by: Lotem Sharon, Yuval sela Instructor: Ina Rivkin Cooperated with: Piltest המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering דו ” ח סיכום פרויקט Subject: CHUM – Cross-Hole Ultrasonic Monitor סמסטר חורף תשע " ב 1

2 Abstract המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 2 CHUM – Cross-Hole Ultrasonic Monitor makes quality control of deep concrete foundation by delivering ultrasonic waves through the concrete, sampling them and processing them on PC. In order to comply with new standards, there is a need to sample the waves in 1MHz, instead of old 500Hz.

3 System description המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 3 The system consists of daughter-board with ADC and FPGA on it and a mother-board with microcontroller and peripheral systems like supplies and ultrasonic transmitter. The project is to design the daughter-board, which samples the analog input in 16 bit, saves the data on FIFO, and transfers it to the motherboard on 8 bit bus.

4 Specification המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory Hardware: Analog Devices AD7671 LQFP48 Analog /Digital Converter Altera FPGA Cyclone IV EP4CE6 EQFP144 Texas Instruments Micro-Controller MSP430F5419AIPZ on the mother-board Software: Written by Piletest. Generating sampling clock, manages data transfer to PC and communication and controls the peripheral systems. 4

5 System Block Diagram המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 5

6 FPGA Block Diagram המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 6


Download ppt "Performed by: Lotem Sharon, Yuval sela Instructor: Ina Rivkin Cooperated with: Piltest המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory."

Similar presentations


Ads by Google