Presentation is loading. Please wait.

Presentation is loading. Please wait.

Storing Control A L U We need a memory to store control

Published byΣαπφώ Κολιάτσος Modified over 5 years ago

Similar presentations

Presentation on theme: "Storing Control A L U We need a memory to store control"— Presentation transcript:

1 Storing Control A L U We need a memory to store control
This memory has its own address Inst memory address can be loaded Inst memory address can be incremented Inst Mem Addr WAD IAD Control Mem Unit WM EM Addr RM WAD A L U OpCode Reg File WA WR RA2 RA1 Input EI Output WOUT EALU M- EMR LDM S H I F T SC

2 Exercising Control A L U Control sequences are stored in mmeory
In each clock cycle, one step is executed Sometime the address needs to be modified It uses state of the program Inst Mem Addr WAD IAD Control Mem Unit WM EM Addr RM WAD A L U OpCode Reg File WA WR RA2 RA1 Input EI Output WOUT EALU M- EMR LDM S H I F T SC

3 Condition Code A L U ALU generate status bits like
carry, overflow, sign, and zero zero=1 means result from ALU is zero These bits can be used to change flow of program A new address is generated using CCs Inst Mem Addr WAD IAD Control Mem Unit WM EM Addr RM WAD A L U OpCode Reg File WA WR RA2 RA1 Input EI Output WOUT EALU M- EMR LDM S H I F T SC Cond Code

Download ppt "Storing Control A L U We need a memory to store control"

Similar presentations

Adding the Jump Instruction

Adding the Jump Instruction
Experiment 2 PIC Program Execution & Built-In Self-Test.

Experiment 2 PIC Program Execution & Built-In Self-Test.
Single-Cycle Processor Design CS 3220 Fall 2014 Hadi Esmaeilzadeh Georgia Institute of Technology Some slides adopted from Prof. Milos.

Single-Cycle Processor Design CS 3220 Fall 2014 Hadi Esmaeilzadeh Georgia Institute of Technology Some slides adopted from Prof. Milos.
L14 – Control & Execution 1 Comp 411 – Fall 2009 11/04/09 Control & Execution Finite State Machines for Control MIPS Execution.

L14 – Control & Execution 1 Comp 411 – Fall /04/09 Control & Execution Finite State Machines for Control MIPS Execution.
VHDL Development for ELEC7770 VLSI Project Chris Erickson Graduate Student Department of Electrical and Computer Engineering Auburn University, Auburn,

VHDL Development for ELEC7770 VLSI Project Chris Erickson Graduate Student Department of Electrical and Computer Engineering Auburn University, Auburn,
L15 – Control & Execution 1 Comp 411 – Spring 2008 3/25/08 Control & Execution Finite State Machines for Control MIPS Execution.

L15 – Control & Execution 1 Comp 411 – Spring /25/08 Control & Execution Finite State Machines for Control MIPS Execution.
Design and Synthesis of a RISC Stored-Program Machine

Design and Synthesis of a RISC Stored-Program Machine
Princess Sumaya Univ. Computer Engineering Dept. Chapter 4: IT Students.

Princess Sumaya Univ. Computer Engineering Dept. Chapter 4: IT Students.
Princess Sumaya Univ. Computer Engineering Dept. Chapter 4:

Princess Sumaya Univ. Computer Engineering Dept. Chapter 4:
Computer Science 210 Computer Organization The Instruction Execution Cycle.

Computer Science 210 Computer Organization The Instruction Execution Cycle.
Chapter 1 Basic Structure of Computers. Chapter Outline computer types, structure, and operation instructions and programs numbers, arithmetic operations,

Chapter 1 Basic Structure of Computers. Chapter Outline computer types, structure, and operation instructions and programs numbers, arithmetic operations,
Princess Sumaya Univ. Computer Engineering Dept. Chapter 5:

Princess Sumaya Univ. Computer Engineering Dept. Chapter 5:
1 Instruction memory is used to store a program Processor gets one instruction at a time It stores it locally (like) I0, I1 registers PC points to next.

1 Instruction memory is used to store a program Processor gets one instruction at a time It stores it locally (like) I0, I1 registers PC points to next.
1 ALU ports can get input from any of the two registers ALU can perform one of the eight operations Shift unit can perform one of the four possible types.

1 ALU ports can get input from any of the two registers ALU can perform one of the eight operations Shift unit can perform one of the four possible types.
TEAM FRONT END ECEN 4243 Digital Computer Design.

TEAM FRONT END ECEN 4243 Digital Computer Design.
Datapath and Control Unit Design

Datapath and Control Unit Design
Execution Architecture MTT48 3 - 1 CPU08 Core M CPU08 INTRODUCTION.

Execution Architecture MTT CPU08 Core M CPU08 INTRODUCTION.
The System Bus. Conceptual CPU Block Diagram Datapath Regs Buses ALU Control Unit Bus Interface IR etc. PC etc. Control Signals Status Signals PSR System.

The System Bus. Conceptual CPU Block Diagram Datapath Regs Buses ALU Control Unit Bus Interface IR etc. PC etc. Control Signals Status Signals PSR System.
CSE431 L06 Basic MIPS Pipelining.1Irwin, PSU, 2005 MIPS Pipeline Datapath Modifications  What do we need to add/modify in our MIPS datapath? l State registers.

CSE431 L06 Basic MIPS Pipelining.1Irwin, PSU, 2005 MIPS Pipeline Datapath Modifications  What do we need to add/modify in our MIPS datapath? l State registers.
Datapath and Control AddressInstruction Memory Write Data Reg Addr Register File ALU Data Memory Address Write Data Read Data PC Read Data Read Data.

Datapath and Control AddressInstruction Memory Write Data Reg Addr Register File ALU Data Memory Address Write Data Read Data PC Read Data Read Data.

Similar presentations

Ads by Google