Presentation is loading. Please wait.

Presentation is loading. Please wait.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.1 EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.1 EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng."— Presentation transcript:

1 Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.1 EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng

2 Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.2 ■ Final Exam Time ► October 6th, morning ► 90 minutes (12:30pm to 1:50pm) ■ Five problems ► Covers the latest six lectures ■ One A4-size cheat sheet ■ No lecture slides or textbooks allowed

3 Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.3 ■ CMOS Circuits and Layout ► Complementary CMOS circuits ► Minimum feature size, wiring tracks, design rules ► Stick diagram ► Area estimation ► Diffusion region capacitance (parasitics) minimization ■ MOS I-V Characteristics ► MOSFET capacitor ► Operating regions (cutoff, linear and saturation) ► I-V functions, first order Shockley models ■ MOS DC & Transient Responses ► Pass transistors ► DC transfer curve ► Beta ratio and noise margin ► RC delay models, delay estimation, Elmore delay

4 Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.4 ■ Logical Effort ► Normalized delay ► Effort delay and parasitic delay ► Path and stage effort delay ► Transistor sizing using logical effort ► Determine the number of stages for best delay ■ Power Estimation and Reduction ► Instantaneous power, energy and average power ► Energy consumption for an inverter ► Power sources : dynamic and static power sources ► Dynamic power estimation and reduction techqnies ► Switching activity factors

Download ppt "Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.1 EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng."

Similar presentations

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Topics Electrical properties of static combinational gates:

Topics Electrical properties of static combinational gates:
Elettronica T A.A. 2010-2011 Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter

DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter
Lecture 5: DC & Transient Response

Lecture 5: DC & Transient Response
Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.

Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
CMOS Transistor and Circuits

CMOS Transistor and Circuits
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Lecture #26 Gate delays, MOS logic

Lecture #26 Gate delays, MOS logic
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.

EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
Logical Effort.

Logical Effort.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.
Outline Noise Margins Transient Analysis Delay Estimation

Outline Noise Margins Transient Analysis Delay Estimation
Lecture 19, Slide 1EECS40, Fall 2004Prof. White Lecture #19 ANNOUNCEMENTS Midterm 2 Thursday Nov. 18, 12:40-2:00 pm A-L initials in F295 Haas Business.

Lecture 19, Slide 1EECS40, Fall 2004Prof. White Lecture #19 ANNOUNCEMENTS Midterm 2 Thursday Nov. 18, 12:40-2:00 pm A-L initials in F295 Haas Business.
DC and transient responses Lezione 3

DC and transient responses Lezione 3
ELEN 468 Lecture 301 ELEN 468 Advanced Logic Design Lecture 30 VLSI Transistor/Gate Characteristics.

ELEN 468 Lecture 301 ELEN 468 Advanced Logic Design Lecture 30 VLSI Transistor/Gate Characteristics.

Similar presentations

Ads by Google