Ken Wyllie, CERN Tracker ASIC, 5th July 2012 1 Overview of LHCb Upgrade Electronics Thanks for the invitation to Krakow!

Slides:



Advertisements
Similar presentations
Off Detector Electronics Upgrade. Outline Present schemes and features New schemes of nSYNC Technology 19/03/2014 S. Cadeddu - INFN Cagliari 2.
Advertisements

E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
TDC in ACTEL FPGA Tom Sluijk Wilco Vink Albert Zwart Fabian Jansen.
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Electronics Requirements for Tracker Upgrades A.A. Grillo Santa Cruz Institute for Particle Physics University of California Santa Cruz With much information.
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
Power Supply of Front-End Electronic in RICH/TORCH Upgrade Rui Gao, University of Oxford LHCb Upgrade Electronics Meeting 14 th April, 2011, CERN.
Study on buffer usage and data packing at the FE Federico Alessio, with inputs from Richard, Ken, Guillaume LHCb Electronics Upgrade Meeting 11 April 2013.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
FF-LYNX R. Castaldi, G. Magazzù, P. G. Verdini INFN – Sezione di Pisa G. Bianchi, L. Fanucci, S. Saponara, C. Tongiani Dipartimento di Ingegneria della.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.
Start-up & synchronization sequence for Front-End LHCb Electronics Upgrade Meeting 13 February 2014 F. Alessio, CERN.
Ken Wyllie, CERN LHCb electronics, 3rd September LHCb Upgrade Electronics Meetings in 2015 (Thursday, 2pm, ): 8 th October 3 rd December.
Status of Readout Board Firmware Guillaume Vouters On behalf of the MiniDAQ developers 11 December 2014 LHCb Upgrade Electronics.
CERN Real Time conference, Montreal May 18 – 23, 2003 Richard Jacobsson 1 Driving the LHCb Front-End Readout TFC Team: Arek Chlopik, IPJ, Poland Zbigniew.
Status report for TFC and ECS* LHCb Upgrade Electronics meeting F. Alessio, CERN with acknowledgements to Cairo (Caplan), Mauricio (Rivello),
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
Readout Control specifications for FE and BE in the upgraded LHCb readout system Federico Alessio Richard Jacobsson LHCb Electronics Upgrade Meeting 26.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
CMS HL-LHC EM Calorimeter Upgrade M. Hansen, CERN.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
Calorimeter upgrade meeting - Thursday, 3 April CU (Calorimeter Crate Controller for the Upgrade) Board architecture overview Introduction  Short.
Federico Alessio, CERN Richard Jacobsson, CERN A new Readout Control System for the LHCb Upgrade at CERN 18th IEEE-NPSS Real Time Conference, June.
Common ATLAS/CMS Electronics Workshop March, 2007 W. Dabrowski Atlas ABCNext/SiGe W. Dabrowski Faculty of Physics and Applied Computer Science AGH.
NA62 straw tracker readout status Georgios Konstantinou
LHCb front-end electronics and its interface to the DAQ.
LHCb DAQ system LHCb SFC review Nov. 26 th 2004 Niko Neufeld, CERN.
The GBT, a Proposed Architecture for Multi-Gb/s Data Transmission in High Energy Physics P. Moreira CERN – Geneva, Switzerland Topic Workshop on Electronics.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
Online View and Planning LHCb Trigger Panel Beat Jost Cern / EP.
LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.
NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Timing and Readout Control of the Upgraded LHCb Readout System Updated system-level specifications Federico Alessio Richard Jacobsson LHCb Electronics.
CHEF 2013 – 22-25th April 2013 – Paris LHCb Calorimeter Upgrade Electronics E. Picatoste (Universitat de Barcelona) On behalf of the LHCb group.
CCU25 Communication and Control Unit ASIC in CMOS 0.25 μm Ch.Paillard
Ken Wyllie, CERN LHCb electronics, 10th April LHCb Upgrade Electronics Meetings in 2014 (Thursday, 2pm): 12 th June 14 th August 9 th October 11.
17 December, 2010 ATLAS L1Calo upgrade meeting Meeting overview Recent hardware developments, ideas.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
Could we abandon the HW LLT option and save money (and allow possible further improvements to the upgraded muon system)? Alessandro Cardini of behalf of.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
CERN Richard Jacobsson, CERN LEADE meeting, March 29, Physics trigger RS TFC SwitchThrottle OR/Switch VELO FEST FEOT FE Clock Orbit Clock Orbit.
Firmware Overview and Status Erno DAVID Wigner Research Center for Physics (HU) 26 January, 2016.
Readout Control specifications for FE and BE in the upgraded LHCb readout system Federico Alessio Richard Jacobsson LHCb FE specificiations Upgrade Meeting.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
Jorgen Christiansen, CERN PH-ESE 1.  EPIX ITN proposal did not get requested EU funding ◦ CERN based proposals did very bad this time. ◦ I better not.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Low Power GBT CMS Tracker Oriented Preliminary Design Specification A. Marchioro, P. Moreira Nov 2011.
Pixel structure in Timepix2 : practical limitations June 15, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
Current STS Readout Concept 1 FEB 8 STS-XYTER Electrical Interface SLVS/LVDS pairs/FEB ROB GBTx / VL Optical Interface 4 MM fibers /ROB DPB.
LHCb Outer Tracker Electronics 40MHz Upgrade
of the Upgraded LHCb Readout System
PANDA collaboration meeting FEE session
Introduction LOI Hardware activities and GBT Simulations
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
LHCb electronics, 12th June 2014
Front-end digital Status
Phase shifter design for Macro Pixel ASIC
Example of DAQ Trigger issues for the SoLID experiment
LHCb Electronics Brainstorm
PID meeting Mechanical implementation Electronics architecture
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

Ken Wyllie, CERN Tracker ASIC, 5th July Overview of LHCb Upgrade Electronics Thanks for the invitation to Krakow!

Ken Wyllie, CERN Tracker ASIC, 5th July Ken Wyllie, CERN CBM Workshop, January Electronics architecture Ken Wyllie, CERN ACES, March 9th HLT Current HLT++ Upgrade 1MHz event rate 40MHz event rate Readout Supervisor L0 Hardware Trigger Readout Supervisor Low-level Trigger Front-end electronics: transmit data from every 25ns BX

Ken Wyllie, CERN Tracker ASIC, 5th July Typical Implementation TELL 40 TELL ECS/TFC

Ken Wyllie, CERN Tracker ASIC, 5th July Zoom on Implementation

Ken Wyllie, CERN Tracker ASIC, 5th July Reminder of FE specifications LHCb note TFC note Both notes list requirements that must be satisfied by front-end chips! Examples: Bunch counter Resets Non-zero suppressed mode Etc etc etc

Ken Wyllie, CERN Tracker ASIC, 5th July Interfaces on FE ASIC GBT Eports for data: 80, 160, or 320 Mb/s Each has input, output, clock Phased clocks (8):SLVS, each can be 40, 80, 160 or 320 MHz GBT-SCA Single-ended CMOS ( V compatible) I2C is the favourite protocol Timing/Fast Control (from GBTX) SLVS bus of maximum 24 bits Power Rad-tol DC-DC convertors are best option Are linear regulators needed in ASIC?

Ken Wyllie, CERN Tracker ASIC, 5th July Reviews 1.Conceptual Design Review (part of system review) Chip architecture, functions, compatible with system, happy clients 2. Design Review 3.Production Readiness Review WHEN ???????

Ken Wyllie, CERN Tracker ASIC, 5th July General comments Try to share (eg ATLAS):voltage regulator? bandgap Borrow blocks: Eport from GBT i2c slave PLL …….. Simulations of detector occupancy Good Monte Carlo at L = 2 x Where are bottle-necks in design? What safety margin? Testability + features for detector commissioning Hybrid design? Should run in parallel with ASIC design

Ken Wyllie, CERN Tracker ASIC, 5th July Next meeting 26 th July, general electronics meeting followed by session dedicated to Tracker Electronics issues Mailing list: Go to simba.cern.ch, search for lhcb-upgrade-electronics