March 2005 1R. Smith - University of St Thomas - Minnesota ENGR 330: Today’s Class Connecting Hardware to InstructionsConnecting Hardware to Instructions.

Slides:



Advertisements
Similar presentations
Processor Data Path and Control Diana Palsetia UPenn
Advertisements

Chapter 4 The Von Neumann Model
Chapter 4 The Von Neumann Model
Chapter 5 The LC-3.
CS25410 Memory Machine Code. Common types of non-rotating memory (1) RAMRandom Access Memory In reality, read/write memory This is usually volatile, meaning.
Chapter 5 The LC-3.
Chapter 4 - ISA 1.The Von Neumann Model. 4-2 The Stored Program Computer 1943: ENIAC Presper Eckert and John Mauchly -- first general electronic computer.
LC-3 Computer LC-3 Instructions
S. Barua – CPSC 240 CHAPTER 5 THE LC-3 Topics Memory organization Registers Instruction set Opcodes.
CHAPTER 4 COMPUTER SYSTEM – Von Neumann Model
LC-3 Instruction Set Architecture (Textbook’s Chapter 5)
Chapter 5 The LC-3 LC-3 Computer Architecture Memory Map
Chapter 6 Programming in Machine Language The LC-3 Simulator
Chapters 5 - The LC-3 LC-3 Computer Architecture Memory Map
LC-3 Instruction Set Architecture
Chapters 4 & 5: LC-3 Computer Architecture Machine Instructions Assembly language Programming in Machine and Assembly Language.
Overview von Neumann Model Components of a Computer Some Computer Organization Models The Computer Bus An Example Organization: The LC-3.
Computer Science 210 Computer Organization The Instruction Execution Cycle.
Chapter 5 The LC-3. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 5-2 Instruction Set Architecture ISA.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Introduction to Computing Systems from bits & gates to C & beyond Chapter 5 The LC-2 Instruction Set Architecture Operate instructions Data Movement instructions.
Computer Science 210 Computer Organization The von Neumann Architecture.
Introduction to Computing Systems from bits & gates to C & beyond Chapter 4 The Von Neumann Model Basic components Instruction processing.
Introduction to Computing Systems from bits & gates to C & beyond The Von Neumann Model Basic components Instruction processing.
Chapter 4 The Von Neumann Model
Introduction to Computing Systems from bits & gates to C & beyond Chapter 5 The LC-3 Instruction Set Architecture ISA Overview Operate instructions Data.
Chapter 5 The LC Instruction Set Architecture ISA = All of the programmer-visible components and operations of the computer memory organization.
Chapter 5 The LC-3. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 5-2 Data Movement Instructions Load --
Introduction to Computer Engineering CS/ECE 252, Fall 2009 Prof. Mark D. Hill Computer Sciences Department University of Wisconsin – Madison.
Model Computer CPU Arithmetic Logic Unit Control Unit Memory Unit
Introduction to Computer Engineering ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.
The LC-3. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 5-2 Instruction Set Architecture ISA = All of the.
Introduction to Computing Systems from bits & gates to C & beyond Chapter 4 The Von Neumann Model Basic components Instruction processing.
Chapter 5 The LC Instruction Set Architecture ISA = All of the programmer-visible components and operations of the computer memory organization.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Dale & Lewis Chapter 5 Computing components
© BYU LC3-DC Page 1 ECEn 224 LC3-DC Designing The LC-3 Control IR PC enaMARMenaPC enaALU enaMDR ALU AB.
Von Neumann Model Computer Organization I 1 September 2009 © McQuain, Feng & Ribbens The Stored Program Computer 1945: John von Neumann –
Introduction to Computing Systems and Programming The LC-2.
Computer Science 210 Computer Organization Machine Language Instructions: Control.
LC-3 Datapath ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin – Madison.
Chapter 4 The Von Neumann Model
COSC121: Computer Systems: Review
Chapter 4 The Von Neumann Model
Computer Science 210 Computer Organization
Introduction to Computer Engineering
Decode and Operand Read
Chapter 4 The Von Neumann Model
Computer Science 210 Computer Organization
Chapter 5 The LC-3.
The LC-3 Instruction Set Architecture Data Movement instructions
Chapter 4 The Von Neumann Model
LC-3 Details and Examples
Computer Science 210 Computer Organization
Chapter 5 The LC-3.
Computer Science 210 Computer Organization
Introduction to Computer Engineering
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
Chapter 4 The Von Neumann Model
LC-2: The Little Computer 2
The Stored Program Computer
Basic components Instruction processing
Introduction to Computer Engineering
Introduction to Computer Engineering
Introduction to Computer Engineering
Chapter 4 The Von Neumann Model
Chapter 5 The LC-3.
Presentation transcript:

March R. Smith - University of St Thomas - Minnesota ENGR 330: Today’s Class Connecting Hardware to InstructionsConnecting Hardware to Instructions A bunch of diagramsA bunch of diagrams Assembly language programmingAssembly language programming Homework assignmentHomework assignment Note: this presentation includes copyrighted material of McGraw-Hill, the textbook publisher, and is intended for the exclusive use of ENGR 330 at UST (Fall 2007). Some slides are based on slides from NC State University, Introduction to Computer Organization (ECE 206) course, and from UC Riverside’s CS 061, a lower division computer science and engineering course.Note: this presentation includes copyrighted material of McGraw-Hill, the textbook publisher, and is intended for the exclusive use of ENGR 330 at UST (Fall 2007). Some slides are based on slides from NC State University, Introduction to Computer Organization (ECE 206) course, and from UC Riverside’s CS 061, a lower division computer science and engineering course.

March R. Smith - University of St Thomas - Minnesota The von Neumann Model   Memory: holds both data and instructions   Processing Unit: carries out the instructions   Control Unit: sequences and interprets instructions   Input: external information into the memory   Output: produces results for the user Memory Processing Unit Input Output MARMDR ALUTEMP Control Unit PCIR (keyboard) (monitor)

March R. Smith - University of St Thomas - Minnesota The LC-3 as a von Neumann machine Control unitControl unit –PC and its inputs –IR feeds the FSM –FSM’s combinatorial logic feeds the rest ALU/ProcessingALU/Processing –Register file –MUX to feed ALU Grand BusGrand Bus –RAM access –ALU to Registers Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

March R. Smith - University of St Thomas - Minnesota The Instruction Cycle as FSM

March R. Smith - University of St Thomas - Minnesota LD data path LD R2, x1AF

March R. Smith - University of St Thomas - Minnesota LD (PC-Relative)

March R. Smith - University of St Thomas - Minnesota LDR (Base+Offset)

March R. Smith - University of St Thomas - Minnesota LEA (Immediate)

March R. Smith - University of St Thomas - Minnesota LEA data path LEA R5, # -3

March R. Smith - University of St Thomas - Minnesota ST (PC-Relative)

March R. Smith - University of St Thomas - Minnesota STR (Base+Offset)

March R. Smith - University of St Thomas - Minnesota ADD/AND (Immediate) Note: Immediate field is sign- extended. this one means “immediate mode”

March R. Smith - University of St Thomas - Minnesota ADD/AND (Register) this zero means “register mode”

March R. Smith - University of St Thomas - Minnesota ADD Immediate data path ADD R1, R4, # -2

March R. Smith - University of St Thomas - Minnesota NOT (Register) Note: Src and Dst could be the same register.

March R. Smith - University of St Thomas - Minnesota NOT data path NOT R3, R5

March R. Smith - University of St Thomas - Minnesota BR (PC-Relative) What happens if bits [11:9] are all zero? All one?

March R. Smith - University of St Thomas - Minnesota BR data path BR data path BRz x0D9

March R. Smith - University of St Thomas - Minnesota JMP (Register) Jump is an unconditional branch -- always taken.Jump is an unconditional branch -- always taken. –Target address is the contents of a register. –Allows any target address.

March R. Smith - University of St Thomas - Minnesota LC-3 Data Path –Global Bus 16-bit, data & address16-bit, data & address connects all componentsconnects all components is shared by allis shared by all –Memory Memory Address Register: MARMemory Address Register: MAR –address of location to be accessed Memory Data Register: MDRMemory Data Register: MDR –data loaded or to be stored Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

March R. Smith - University of St Thomas - Minnesota Using Operate Instructions With only ADD, AND, NOT…With only ADD, AND, NOT… –How do we subtract? –How do we OR? –How do we copy from one register to another? –How do we initialize a register to zero?

March R. Smith - University of St Thomas - Minnesota Assembly language programming All the power of machine languageAll the power of machine language Less hassleLess hassle LC-3 assembler/simulatorLC-3 assembler/simulator –Link on the course home page –Download it to use for the assignment Sample problemSample problem –A list of numbers in RAM – add them up