Networking update and plans (see also chapter 10 of TP) Bob Dobinson, CERN, June 2000.

Slides:



Advertisements
Similar presentations
1 UNIT I (Contd..) High-Speed LANs. 2 Introduction Fast Ethernet and Gigabit Ethernet Fast Ethernet and Gigabit Ethernet Fibre Channel Fibre Channel High-speed.
Advertisements

Ethernet Over PCI Express Presented by Kallol Biswas
Copyright© 2000 OPNET Technologies, Inc. R.W. Dobinson, S. Haas, K. Korcyl, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, K. Vella Testing and.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
1 Network Packet Generator Characterization presentation Supervisor: Mony Orbach Presenting: Eugeney Ryzhyk, Igor Brevdo.
Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Copyright © 2006 by The McGraw-Hill Companies,
LHCb readout infrastructure NA62 TDAQ WG Meeting April 1 st, 2009 Niko Neufeld, PH/LBC.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Router Architectures An overview of router architectures.
WAN Technologies.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Router Architectures An overview of router architectures.
GigE Knowledge. BODE, Company Profile Page: 2 Table of contents  GigE Benefits  Network Card and Jumbo Frames  Camera - IP address obtainment  Multi.
PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.
Computer performance.
Networks CSCI-N 100 Dept. of Computer and Information Science.
Chapter 6 High-Speed LANs Chapter 6 High-Speed LANs.
5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.
Introduction to Interconnection Networks. Introduction to Interconnection network Digital systems(DS) are pervasive in modern society. Digital computers.
Wave Relay System and General Project Details. Wave Relay System Provides seamless multi-hop connectivity Operates at layer 2 of networking stack Seamless.
LNL CMS G. MaronCPT Week CERN, 23 April Legnaro Event Builder Prototypes Luciano Berti, Gaetano Maron Luciano Berti, Gaetano Maron INFN – Laboratori.
K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.
Network PHY - Cabling Cabling Issues with cabling LANs Types of equipment/choices Version2, 12/09/2015Slide 1.
Semiconductor Memory 1970 Fairchild Size of a single core –i.e. 1 bit of magnetic core storage Holds 256 bits Non-destructive read Much faster than core.
Computer Maintenance Unit Subtitle: Bus Structures Excerpted from Copyright © Texas Education Agency, All rights reserved.
Computer system components By Corey Burton. GPU GPU stands for ‘graphics processing unit’. The GPU can help the computer run smoothly. GPU is used for.
A TCP/IP transport layer for the DAQ of the CMS Experiment Miklos Kozlovszky for the CMS TriDAS collaboration CERN European Organization for Nuclear Research.
Buses Warning: some of the terminology is used inconsistently within the field.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Intorduction to Lumentis
1 Next Few Classes Networking basics Protection & Security.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Logical & Physical Topologies A logical technology is how the hosts are connected logically example token Ring can be laid out in a physical star but.
Introduction of CRON Lin Xue Feb What is CRON “cron.cct.lsu.edu” testbed project is based on the Emulab system in the University of Utah. Emulab:
1 CHAPTER 8 TELECOMMUNICATIONSANDNETWORKS. 2 TELECOMMUNICATIONS Telecommunications: Communication of all types of information, including digital data,
3/15/2002CSE Final Remarks Concluding Remarks SOAP.
Srihari Makineni & Ravi Iyer Communications Technology Lab
Computer Architecture Part IV-B: I/O Buses. Chipsets Intelligent bus controller chips found on the motherboard Enable higher speeds on one or more buses.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Chapter 1: Introduction to Scaling Networks Scaling Networks.
Integrating New Capabilities into NetPIPE Dave Turner, Adam Oline, Xuehua Chen, and Troy Benjegerdes Scalable Computing Laboratory of Ames Laboratory This.
Infiniband Bart Taylor. What it is InfiniBand™ Architecture defines a new interconnect technology for servers that changes the way data centers will be.
Prospects for the use of remote real time computing over long distances in the ATLAS Trigger/DAQ system R. W. Dobinson (CERN), J. Hansen (NBI), K. Korcyl.
Online-Offsite Connectivity Experiments Catalin Meirosu *, Richard Hughes-Jones ** * CERN and Politehnica University of Bucuresti ** University of Manchester.
CS 4396 Computer Networks Lab Router Architectures.
Network Structure Elements of communication message source the channel message destination Network data or information networks capable of carrying many.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
CMS week, June 2002, CERN 1 First P2P Measurements on Infiniband Luciano Berti INFN Laboratori Nazionali di Legnaro.
2003 Conference for Computing in High Energy and Nuclear Physics La Jolla, California Giovanna Lehmann - CERN EP/ATD The DataFlow of the ATLAS Trigger.
Supporting Multimedia Communication over a Gigabit Ethernet Network VARUN PIUS RODRIGUES.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
PART 7 CPU Externals CHAPTER 7: INPUT/OUTPUT 1. Input/Output Problems Wide variety of peripherals – Delivering different amounts of data – At different.
System Bus.
Raw Status Update Chips & Fabrics James Psota M.I.T. Computer Architecture Workshop 9/19/03.
Exploiting Task-level Concurrency in a Programmable Network Interface June 11, 2003 Hyong-youb Kim, Vijay S. Pai, and Scott Rixner Rice Computer Architecture.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Chapter 4: Network Interface Cards. Guide to Networking Essentials, Fourth Edition2 Learning Objectives Describe the role a network adapter card plays.
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
© 2006 Cisco Systems, Inc. All rights reserved.Cisco PublicITE I Chapter 6 1 Cisco Routers.
Voltaire and the CERN openlab collaborate on Grid technology project using InfiniBand May 27, 2004 Patrick Chevaux EMEA Business Development
The Evaluation Tool for the LHCb Event Builder Network Upgrade Guoming Liu, Niko Neufeld CERN, Switzerland 18 th Real-Time Conference June 13, 2012.
Computer Networks Laboratory project. In cooperation with Mellanox Technologies Ltd. Guided by: Crupnicoff Diego. Gurewitz Omer. Students: Cohen Erez.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
CHAPTER 11: Modern Computer Systems
CALICE TDAQ Application Network Protocols 10 Gigabit Lab
Chapter III Desktop Imaging Systems & Issues
Storage Networking Protocols
Event Building With Smart NICs
I/O BUSES.
LHCb Online Meeting November 15th, 2000
Presentation transcript:

Networking update and plans (see also chapter 10 of TP) Bob Dobinson, CERN, June 2000

GE Ethernet Prices dropping see following graph GE twisted pair available (RAL) As GE is getting so cheap Why not equip everywhere for GE? Run some areas initially at 100 MBPS –Nice up grade path later To be looked at in more detail

An all optical network solution? Optical fibre now very cheap –Total installation cost is 20-50% more than CAT 5 TP same price as CAT 6 –“VF-45 connector joins 2 fibres in less than 2 mins for less than $5 per connector” A more reliable better total system, says 3M, (especially for raw packets) –No interference –Lighter, more robust, easier to install –20 year guarantee! To be looked at further –Think a 20 year timescale

Programmable NICs (Alteon) Nice results obtained recently ( see later) Applications Switch testing at line speed (Gigabit) RoI and event building Pre processing Protocol processing

Alteon ACENIC PCI BUS PCI interface RISC2 RISC1 MAC Ext Mem 0.5/1 Mbyte Mem DMA1 DMA2 Phy GE TIGON CHIP

SEND ONLY Data payload % of 1 Gbps (efficiency)

SEND PLUS CONCURRENT RECEIVE SINGLE PROCESSOR % of 1Gbps (efficiency) Data payload

Alteon contacts Meeting next Tuesday with the company New chips? Would make a nice ROB component? New NICs? Future of PCI?

Tests with Foundry Big Iron Tests with 16 port switch at CERN High throughput, but some flow control problems This model switch can support 64 ports, we need about 128 So we can almost buy what we need 128 certainly in the pipeline

Switch testing GE, use Alteon boards programmed as traffic generators FE use 32 node FPGA based traffic generators –Doubles as ROB emulator –Note/talk by Micheal Levine Used to evaluate switches and calibrate modeling

Switch under test GE NIC Clock Mem CPU Cache Controller PCI BUS FE NIC Expansion to multiple units NICs housed in PCs with 14/17 PCI slots Global clock

Modeling Continuing progress Adding QoS, trunking and TCP/IP stack Model various models for Trigger/DAQ networks Two separate Integrated

Geographic distribution of computing resources At the pit On CERN site At remote locations Farms at home

Network: a global view and possible integration? Level 2 DAQ/EF DCS Front end ROD crates

Ethernet SW evolution See talk of Marc Also will revisit the problem of high performance Ethernet I/O –Will look at the TCP/IP co-existence problem –How to best deliver fibre performance to the application? –Scalability –Fault tolerance –QoS –Trunking

Present PC I/O architecture

Future PC I/O Architecture

Infiniband Trade Association Major players »IBM »INTEL »Microsoft »Lucent »SUN »Compaq »Hitachi »Fujitsu »Dell A significant development! Need to know more. Spec available soon.

Is this the end of PCI? I think not! As ESA bus became a sub system on PCI, so PCI will likely be a sub system hanging off Infiniband May gain a nice way of supporting high bandwidth from multiple PCI buses into a host