1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.

Slides:



Advertisements
Similar presentations
Optical Transceivers: Evaluation of Commercial Optical TRx Luis Amaral CERN – PH/ESE/BE – Opto 10/04/
Advertisements

Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
Versatile Link System Status Report Annie Xiang on behalf of WP1.1 Group SMU Physics March, 2010 ____________________________.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Optoelectronic Multi-Chip Module Demonstrator System Jason D. Bakos Donald M. Chiarulli, Steven P. Levitan University of Pittsburgh, USA.
© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.
ECE 4006 Presentation on Preliminary Results Group: G3 Member: Karen Cano, Scott Henderson, Di Qian.
Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011.
16 Sep 2008 Versatile Link Status Report F. Vasey on behalf of the project steering board With input from C. Issever J. Troska.
Versatile Link Project Description
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
1 A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout 1.Overview. 2.Test results of LOCs1, the 5 Gbps 16:1 serializer. 3.Test results.
Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)
Versatile Link The Versatile Transceiver Towards Production Readiness Csaba Soos on behalf of Manoel Barros Marin, Stéphane Détraz, Lauri Olanterä, Christophe.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
Versatile Link The Versatile Transceiver Development Status Csaba Soos, Vincent Bobillier, Stéphane Détraz, Spyros Papadopoulos, Christophe Sigaud, Pavel.
1 Demo Link and the LOC Status Report 1.Demo Link status 2.LOC2 status 3.Irradiation tests on optical fiber 4.Summary Vitaliy for the SMU team.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers Serial optical data transmission provides a solution to High Energy Physics.
Optical Links CERN Versatile Link Project VL – Oxford involvement CERN VL+ for ATLAS/CMS phase II upgrade – Introduction and aims – Oxford workpackage:
Evaluation of Multi-Gbps Optical Transceivers for Use in Future HEP Experiments Luis Amaral CERN – PH/ESE/BE – Opto 16/09/2008.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
1 LAr high speed optical link studies: the status report on the LOC ASIC 1.The LOC ASIC, an introduction 2.The SOS technology 3.LOC1 test results 4.LOC2.
Digital CFEB (an Update) B. Bylsma, EMU at CMS Week, March 16, Ben Bylsma The Ohio State University.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
4 March 2009 Versatile Link Project Status F. Vasey on behalf of the project steering board With input from C. Issever J. Troska.
Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
1 Status Report on the LOC ASIC 1.The LOC ASIC proposal 2.The SOS technology 3.LOC1 test results 4.LOC2 design status 5.Summary Datao Gong, Andy Liu, Annie.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
SMU Report: R&D work for ID upgrade May 3, UCSC R&D work on gigabit optical link for ATLAS ID readout upgrade at SMU Objectives: 1.Evaluate.
Progress report of new PHENIX pilot chip Hiroyuki Kano (RIKEN) 1. Overview 2. Digital pilot ASIC and test board 3. Functionalities and test result 4. GOL.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
LU and SEU testing at STAR and LBNL 88” cyclotron LU tests at STAR LU and SEU tests at the 88” cyclotron Test integration with IPHC Test plans IPHC – LBL.
The Versatile Link System-level Component Tests
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Control for CTP and LTU boards in Run
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.
Standard electronics for CLIC module. Sébastien Vilalte CTC
11 Apr The Versatile Link Project CERN CERN Jan Troska, Francois Vasey, et al. Jan Troska, Francois Vasey, et al. Oxford Oxford.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
March 14, 2016 Report on SMU R&D work1 Link-On-Chip (LOC) 1st Prototype  Status:  Prototype chip with the clock unit (PLL), serializer, laser driver,
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
New ATCA compute node Design for PXD Zhen-An Liu TrigLab, IHEP Beijing Feb , 6th International Workshop on DEPFET Detectors and Applications.
SVD DAQ Status Koji Hara (KEK) 2012/7/19 DAQ workshop1.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
1 ASIC Development for High Speed Serial Data Transmission from Detector Front-end to the Back-end 1.Overview. 2.Test results of LOCs1, a 5 Gbps 16:1 serializer.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Southern Methodist University
Test Boards Design for LTDB
Markus Friedl (HEPHY Vienna)
Optical data transmission for
Presentation transcript:

1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration. 2.Reference Link: a common hardware platform to perform tests for optical link systems and components. SMU + IPAS

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos Versatile Link WP1.1 The goal: To test the Versatile Link in a point to point (p2p) configuration The status: SFP+ carrier board fabricated and tested to 10Gbps. Equipment in place. 0.5 – 12 Gbps BERT. 20GHz real-time scope with 8GHz differential probe. Analog O/E module with 12GHz bandwidth. Sampling scope with 10GHz optical, 50 GHz electrical input modules. The plan: More tests with the SFP+ carrier board with SFP+ modules from different vendors. Follow the test procedure listed in subgroup C (when applicable) and generate a document for discussion about the P2P test procedure and evaluation critiera. Conduct the tests when VL modules become available. P2P Configuration oTx oRx oTx oRx In detector WP1.1: Architecture Interfaces Test procedures Test systems Tests

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos The SFP+ carrier board layout Top Layer Bottom Layer Ground Layer Power Layer

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos Preliminary test results Eye diagram tests at 3, 5, 8 and 10 Gbps. The setup: Signal generator: the 12G BERT Module under test: AFBR-700SDZ (10Gb, 850 nm) from Avago. A short fiber is used to loop the optical signal from TX to Rx. The Scope: 20GHz real-time w/ the 8GHz differential probe. Measurement carried out at the RX of the SFP+. In the future, a sampling scope with higher bandwidth will be used and measurements will also be carried out at the TX of the SFP+. The conclusion: this board works up to 10 Gbps.

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos Test equipment BERT Real-time scope sampling scope

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos Eye diagrams 3 Gbps 8 Gbps 10 Gbps 5 Gbps The 8 GHz probe bandwidth is not suitable for measurement of 8 Gbps and above.

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos Bit Error Rate at 5 Gbps

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos Bit Error Rate at 10 Gbps The BER at 10 Gbps is better than 3E-14: no error for more than 1 hr.

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos Summary on WP 1.1 With this setup (BERT + the SFP+ carrier board), the hardware is ready to carry out WP1.1. More tests will follow to generate a test procedure. Will bring up the Stratix II GX evaluation board and use it in the place of the BERT. This way, the setup may be used for irradiation tests of the Versatile Link module. Will get ready to measure the Versatile Link module. According to the proposal, we are doing fine. 0.5 FET is required for WP1.1 phase 1, 1.5 FET for phase 2 and 3. So far there is no hope from the US funding agencies to fund the Versatile Link activities, although we have been telling people that we plan to use it in many places. We have been trying to be creative (there is a Chinese saying that even the best wife cannot make a dinner out of nothing) and get the project moving. Any suggestions from the Versatile Link management group?

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos The Reference Link Meeting at SMU with OSH and UMN Dec as a kick-off to this project. Proposals on the reference link have been submitted to CMS and ATLAS. The response from ATLAS is that if this is discussed in the joint opto- electronics working group, then we should go ahead with it. It has been decided to start with Stratix II GX and its evaluation board has been purchased by SMU. OSU provided its test-box and it provides a lot of information on the optical power measurements.

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos The Reference Link block diagram FPGA based multi-channel ser-des from 0.6 Gb to 6 Gb. This FPGA also functions as a BERT, DAQ and computer interface SFP+ carrier board. Ref.Link project may provide help on component identification for a custom pluggable model PCB. Multi-channel optical power source and detection for fibers Experimental environment monitoring (T, RH, etc) Multi-channel linearly regulated DC power supply with current monitoring ADC + linear switch computer Ethernet or USB?

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos The Reference Link parts identification FPGA: Stratix II GX. Start from its eval-board. Optical light source: VCSEL at 850 nm. Optical power measurement: OPT101 from Burr- Brown. 2.3×2.3 mm 2 photodiode + TIA. Dynamic range: 0.01 μw to a few mW. Can easily package into a ST connector. Current monitoring chip.

J. Ye, Dept. of Phys. Versatile Link Project meeting, Naxos Status and plan Most components identified or under tests and closed to be chosen. Annie Xiang agrees to bring up the Stratix II GX eval-board, and design the PCBs for the reference link. She designed the SFP+ board. Annie is responsible for the demo-links, a project in the US- ATLAS ID upgrade. She just finished the GOL based demo-link and that has been successfully integrated into the test stave readout at LBNL. The LOC and/or GBTx based demo-links will use the reference link as the receiver part. IPAS has agreed to provide support on PCB fab. + assembly. The plan: Stratix II GX evaluation board + SFP+ carrier board with the existing code: by the end of A detailed design document will be generated and the design of various boards starts in the spring of The current hope is that the first prototype of the reference link be available in the fall of This plan does not follow what we put in the reference link proposal to ATLAS and CMS, but we are really limited by resources and manpower.