University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell State Machines.

Slides:



Advertisements
Similar presentations
Introduction to Sequential Circuits
Advertisements

CS1Q Computer Systems Lecture 12 Simon Gay. Lecture 12CS1Q Computer Systems - Simon Gay 2 Design of Sequential Circuits The systematic design of sequential.
State-machine structure (Mealy)
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
CSCE 211: Digital Logic Design. Chapter 6: Analysis of Sequential Systems.
Lecture 22: Sequential Circuits Today’s topic –Clocks and sequential circuits –Finite state machines 1.
Digital Alarm System Experiment 9. Experiment 8: What You May Have Missed Continued use of structural modelingContinued use of structural modeling VHDL.
CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Spring 2002EECS150 - Lec15-seq2 Page 1 EECS150 - Digital Design Lecture 15 - Sequential Circuits II (Finite State Machines revisited) March 14, 2002 John.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Lecture 15 Registers Counters Finite State Machine (FSM) design.
Lecture 17 General finite state machine (FSM) design
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Lecture 8: Sequential Networks and Finite State Machines CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
1 COMP541 State Machines Montek Singh Feb 8, 2012.
State Machines.
Sequential Logic Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer Organization and.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
1 CSE370, Lecture 19 Lecture 19 u Logistics n Lab 8 this week to be done in pairs íFind a partner before your lab period íOtherwise you will have to wait.
1 CSE370, Lecture 15 Lecture 15 u Logistics n HW5 due this Friday n HW6 out today, due Friday Feb 20 n I will be away Friday, so no office hour n Bruce.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.
Review of Digital Logic Design Concepts OR: What I Need to Know from Digital Logic Design (EEL3705)
2017/4/24 1.
1 CSE370, Lecture 18 Lecture 20 u Logistics n HW6 due Wednesday n Lab 7 this week (Tuesday exception) n Midterm 2 Friday (covers material up to simple.
Lecture 5. Sequential Logic 2 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
FINITE STATE MACHINES (FSMs)
ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Registers; State Machines Analysis Section 7-1 Section 5-4.
University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell State Machines.
Digital System Design using VHDL
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
Finite State Machine. Clock Clock cycle Sequential circuit Digital logic systems can be classified as combinational or sequential. – Combinational circuits.
Interrupt, again! Lin Zhong ELEC424, Fall 2010.
Govt. Engineering College- Gandhinagar. It is all about……  STATE MACHINE.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
Finite State Machines Mealy machine inputs Outputs next state function
Lecture 4. Sequential Logic #2
Introduction to Advanced Digital Design (14 Marks)
CSCE 211: Digital Logic Design
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
Digital Logic & Design Dr. Waseem Ikram Lecture No. 30.
Asynchronous Inputs of a Flip-Flop
Simple Processor Control Unit
FINITE STATE MACHINES (FSMs)
Sequential logic circuits
Jeremy R. Johnson Mon. Apr. 3, 2000
CSE 140L Discussion Finite State Machines.
Lecture 13: Sequential Circuits, FSM
Hakim Weatherspoon CS 3410 Computer Science Cornell University
Example: Re-design with Moore Model
EEL 3705 / 3705L Digital Logic Design
CSE 370 – Winter Sequential Logic-2 - 1
Storage Elements.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Joseph Ravichandran, Srijan Chakraborty, Kanad Sarkar
Systems Architecture I
Lecture 20 Logistics Last lecture Today HW6 due Wednesday
ECE 352 Digital System Fundamentals
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Instructor: Alexander Stoytchev
Lecture 4: Finite State Machines
Presentation transcript:

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell State Machines

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 2 Another look at D latch/flip-flop q old Dq new q new = D This is an example of a state diagram more specifically a Moore machine

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 3 Synchronous state machines If a system can both process and store information, then the values stored in the memory elements depend on both the inputs and the previous values in these elements. This is called a sequential system. Such a system is also called a finite-state machine (FSM). If all changes to memory values happen at the same time as determined by a global system clock, we have a synchronous FSM.

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 4 FSM definition An FSM has the following components: A set of states A set of inputs A set of outputs A state-transition function (of the states and inputs) An output function (of the states and maybe inputs) Moore machine - function of states only Mealy machine - function of states and inputs This can be represented by a state diagram States are circles Arcs show the state transition function Arcs are labeled with input values Outputs are labels on states (Moore) or arcs (Mealy)

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 5 Another example - 2-bit counter Counter starts at 0 (green) and increments each time the clock cycles, until it gets to 3 and then overflows back to 0. Only input is the clock, we don’t show that. H old L old H new L new

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 6 2-bit counter H old L old H new L new H new = H old ’L old + H old L old ’ L new = H old ’L old ’ + H old L old ’ = L old ’

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 7 2-bit counter with reset RH old L old H new L new xx00 L new = R’H old ’L old ’ + R’H old L old ’ = R’L old ’ = (R + L old )’ H new = R’H old ’L old + R’H old L old ’ = R’(H old ’L old + H old L old ’)

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 8 2-bit counter with reset

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 9 Counter with 7-segment display Each segment in the display can be lit independently to allow all 10 decimal digits to be displayed (also hex) 2-bit counter will need to display digits 0-3, so will output a 1 for each segment to be lit for a given state

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 10 Counter with output functions RHoHo LoLo HnHn LnLn ABCDEFG xx A = D = R’H o ’L o ’+R’H o L o ’+R’H o L o = R’(H o ’L o )’ B = R’C = R’(H o L o ’)’E = R’L o ’ F = R’H o ’L o ’ = (R+H o +L o )’G = R’H o

University of Texas at Austin CS310 - Computer Organization Spring 2009 Don Fussell 11 7-segment output logic