Dean P. Neikirk © 1999, last update February 1, 20161 Dept. of ECE, Univ. of Texas at Austin Silicon Oxides: SiO 2 Uses: –diffusion masks –surface passivation.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Lecture on DIFFUSION IN SOLIDS. Applications of Diffusion in Solids
Diffusion (continued)
6.1 Transistor Operation 6.2 The Junction FET
P-N JUNCTION.
Chapter 6 Thermal oxidation and the Si/SiO2 interface
ECE/ChE 4752: Microelectronics Processing Laboratory
ELECTRICAL CONDUCTIVITY
Fick’s Laws Combining the continuity equation with the first law, we obtain Fick’s second law:
Chapter 6 Thermal oxidation and the Si/SiO2 interface
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
Deal-Grove Model Predictions Once B and B/A are determined, we can predict the thickness of the oxide versus time Once B and B/A are determined, we can.
Section 4: Thermal Oxidation
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
EBB 323 Semiconductor Fabrication Technology
School of Microelectronic Engineering EMT362: Microelectronic Fabrication Thin Gate Oxide – Growth & Reliability Ramzan Mat Ayub School of Microelectronic.
Lecture 11: MOS Transistor
CHAPTER 5 DEFECTS.
Lecture 10: PN Junction & MOS Capacitors
Lecture 7: IC Resistors and Capacitors
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 8 Lecture 8: Capacitors and PN Junctions Prof. Niknejad.
The Devices: Diode Once Again. Si Atomic Structure First Energy Level: 2 Second Energy Level: 8 Third Energy Level: 4 Electron Configuration:
ECE/ChE 4752: Microelectronics Processing Laboratory
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
ECE/ChE 4752: Microelectronics Processing Laboratory
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
ECE 342 Electronic Circuits 2. MOS Transistors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Models The first major model is that of Deal and Grove (1965) The first major model is that of Deal and Grove (1965) This lead to the linear/parabolic.
ECE 250 – Electronic Devices 1 ECE 250 Electronic Device Modeling.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. ECE 255: Electronic Analysis and Design Prof. Peide (Peter)
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
Diffusion of O 2 and H 2 O in SiO 2 What the semiconductor community learned from the oxidation of silicon Deal-Grove * analysis * Andy Grove, early work.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
IC Process Integration
I.C. Technology Processing Course Trinity College Dublin.
ENE 311 Lecture 9.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
ECE 4991 Electrical and Electronic Circuits Chapter 9.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion Implantation alternative to diffusion for the introduction.
Dean P. Neikirk © 1999, last update February 13, Dept. of ECE, Univ. of Texas at Austin Bulk crystal growth melting points –silicon: 1420˚ C –GaAs:
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 38 MOS capacitor Threshold Voltage Inversion: at V > V T (for NMOS), many electrons.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Thin Oxides The new frontier. Volume 43, No Special Issue on Ultrathin Oxides.
Fatemeh (Samira) Soltani University of Victoria June 11 th
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
Solid State Devices EE 3311 SMU
Mass Transfer transport of one constituent from a region of higher concentration to that of a lower concentration.
EMT362: Microelectronic Fabrication Thin Gate Oxide – Growth &
Conductivity Charge carriers follow a random path unless an external field is applied. Then, they acquire a drift velocity that is dependent upon their.
How to turn an accident into a great experiment
Revision CHAPTER 6.
Etch-Stop Techniques : (1) Doping Selective Etching (DSE)
Solid State Devices Fall 2011
Thermal oxidation Growth Rate
Lecture 3 OUTLINE Semiconductor Basics (cont’d) PN Junction Diodes
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Presentation transcript:

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Silicon Oxides: SiO 2 Uses: –diffusion masks –surface passivation –gate insulator (MOSFET) –isolation, insulation Formation: –grown / “native” thermal: “highest” quality anodization –deposited: C V D, evaporate, sputter vitreous silica: material is a GLASS under “normal” circumstances –can also find “crystal quartz” in nature m.p. 1732˚ C; glass is “unstable” below 1710˚ C –BUT devitrification rate (i.e. crystallization) below 1000˚ C negligible

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin in dry (<< 20 ppm H2O) oxygen –Si + O 2  SiO 2 –once an oxide is formed, how does this chemical reaction continue? does the oxygen go “in” or the silicon go “out”? density / formula differences –  SiO2 = 2.25 gm/cm 3, GMW = 60 –  Si = 2.3 gm/cm 3, GMW = 28 –oxide d thick consumes a layer 0.44d thick of Si Growth of SiO 2 from Si 0.44d d SiO 2 “bare” silicon in air is “always” covered with about Å of oxide, upper limit of ~ 40 Å –it is possible to prepare a hydrogen terminated Si surface to retard this “native” oxide formation original silicon surface

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin “Wet” oxidation of Si overall reaction is –Si + 2 H 2 O  SiO 2 + H 2 proposed process –H 2 O + Si-O-Si  Si-OH + Si-OH –diffusion of hydroxyl complex to SiO 2 -Si interface Si - OH Si - O - Si + Si - Si  + H 2 Si - O H Si - O - Si this results in a more open oxide, with lower density, weaker structure, than dry oxide –  wet ≈ gm / cm 3

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin gasoxidesilicon x Oxide growth kinetics basic model is the Grove and Deal Model –supply of oxidizer is limited by diffusion through oxide to growth interface Fick’s First Law: concentration moving growth interface N0N0 N1N1 simplest approximation:

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Oxidizer concentration gradient and flux N 0 is limited by the solid solubility limit of the oxidizer in the oxide! –N 0 O2 ~ 5 x cm 1000˚ C –N 0 H2O ~ 3 x cm 1000˚ C flux of oxidizer j’ at SiO 2 / Si interface consumed to form new oxide –k is the chemical reaction rate constant in steady state, flux in must equal flux consumed solve for N1, sub back into flux eq concentration gasoxidesilicon moving growth interface x N0N0 N1N1

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Relation between flux and interface position flux: #oxidizer molecules crossing interface per unit area per unit time –# cm -2 sec -1 rate of change of interface position: dx / dt (interface velocity) –cm sec -1 n: # of oxidizer molecules per unit volume of oxide: –# cm -3 then relation is just –now integrate with appropriate initial condition

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Grove and Deal relation setting –2D/k = A function of what’s diffusing, what it’s diffusing in, and what it reacts with –2DN 0 /n = B function of what’s diffusing and what it’s diffusing in –initial condition x (t = 0) = x i integration gives –where  represents an “offset” time to account for any oxide present at t = 0 LiveMath

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin –thickness is linearly increasing with time characteristic of a reaction rate limited process –B/A is the “linear rate constant” Limiting behavior of Grove & Deal oxidation model “short times” linear rate constant depends on –reaction rate between oxidizer and silicon (k) AND –solid solubility of oxidizer in oxide (N 0 ) –temperature dependence mainly from reaction rate

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Rate constants and Arrhenius plots thermally activated process –i.e., process must thermally overcome an energy barrier plot log(y) vs 1/T –if process has the simple thermally-activated behavior you will get a straight line! temperature y 1/[temperature] log[y] E A = 1eV E A = 0.5eV E A = 1eV E A = 0.5eV LiveMath

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Rate constant behavior: linear rate constant –linear rate constant depends on reaction rate between oxidizer and silicon (k) –is orientation dependent –temperature dependence mainly from energy required to break Si-Si bond –AND solid solubility of oxidizer in oxide (N 0 ) planeavailable bonds (100)6.8 x10 14 cm -2 (111)11.7 x10 14 cm -2 ratio1.7 (from Sze, 2nd ed., p. 110)

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin –dependence is “parabolic”: (thickness) 2  time characteristic of a diffusion limited process –B is the “parabolic rate constant” Limiting behavior of Grove & Deal oxidation model “long times” parabolic rate constant depends on –diffusivity of oxidizer in oxide (D) AND –solid solubility of oxidizer in oxide (N 0 ) –temperature dependence mainly from diffusivity

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Rate constant behavior: parabolic rate constant parabolic rate constant depends on –diffusivity of oxidizer in oxide (D) and solid solubility of oxidizer in oxide (N 0 ) adapted from Ghandhi Solid 1000˚C H 2 O3 x cm -3 O 2 5 x cm -3 is NOT orientation dependent IS oxidizer dependent temperature dependence mainly from diffusivity of oxidizer in oxide

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Effect of Si doping on oxidation kinetics boron –k = C ox / C Si ~ 3 –dopants accumulate in oxide concentration oxidesilicon k < 1, slow SiO 2 diffuser concentration oxidesilicon k > 1, slow SiO 2 diffuser phosphorus –k = C ox / C Si ~ 0.1 –dopants “pile-up” at silicon surface little effect on linear rate constant B/A ( = N o k / n) can increase parabolic rate constant B ( = 2DN o / n ) –really only significant for N boron > ~10 20 cm -3 little effect on parabolic rate constant B increases linear rate constant B/A –again, really only significant for N phosphorus > ~10 20 cm -3

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Oxidation thicknesses dry oxidation wet oxidation –640 Torr partial pressure is typical (vapor pressure over liquid 95˚C)

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Pressure Effects on Oxidation grow thick oxides at reduced time / temperature product –use elevated pressures to increase concentration of oxidizer in oxide for steam, both B and B/A ~ linear with pressure Oxide Thi ckne ss ( micro ns) Time (hour) atm Pyrogenicsteam 900º C 10atm 5 atm 1 atm (111) (100) adaptedfromSze, 2nd, p.122 rule of thumb: constant growth rate, if for each increase of 1 atm pressure, temperature is reduced ~ 30˚ C. –pressures up to 25 atm have been used (commercial systems: HiPOx, FOX)

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Oxidation isolation how do you insulate (isolate) one device from another? –what about using an oxide? try growing it first since it’ll be long, high temp silicon oxide oxidation now etch clear regions to build devices in, etch devices it doesn’t do any good!!

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Masking of oxidation and isolation techniques would like to form thick oxide between device regions with minimum step heights –mask oxidation using material with low water diffusivity / solubility: Local Oxidation of Silicon (LOCOS) process Si 3 N 4 (silicon nitride) silicon pad nitride mask before oxidationafter oxidation SiO 2 induces high stress, must place “pad layer” below to prevent dislocations –for oxide pad layer, t pad ~ 0.25 t nitride –do have lateral diffusion at mask edge, produces “bird’s beak” lateral encroachment ≈ oxide thickness can reduce using more complex “pads” –SiO 2 / poly / nitride (~15nm/50nm/150nm) helps bird’s beak

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Use of SiO 2 as a diffusion mask mask against boron, phosphorus, arsenic diffusion –most impurities transported to slice surface as an oxide P 2 O 5, B 2 O 3 –reacts with oxide to form mixed phosphosilcate (or borosilicate) glass –reaction continues until full thickness of masking oxide is converted doping of underlying Si commences simple parabolic relationship: phosphorus: boron:

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Other problems in oxidation: MOS threshold stability for an MIS structure –if ionized impurities are in the insulator, what happens? threshold voltage of MOS device is critically dependent on the location and amount of mobile ionic contamination in SiO 2 gate insulator –stability can be adversely affected –if the ionized impurities are close to the metal, they are screened, and the silicon surface remains “unchanged”

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Bias-Temperature-Stress (BTS) technique –apply field of approximately 1MV/cm between capacitor metallization and substrate –heat sample to ~200 o C to increase diffusion rate of Na + MetalOxideSilicon E  1MV/cm T  200°C mobile ionized impurities in oxide (sodium), Q m allows evaluation of contamination levels

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin BTS impurity drift –apply field of approximately 1MV/cm across gate insulator –heat sample to ~200 o C to increase diffusion rate of Na + can cause surface inversion!! process is reversible! image charge MetalOxideSilicon mobile ionized impurities in oxide (sodium), Q m fixed surface states image charge external electric field most of the impurities have drifted to near the silicon surface screening now due to electrons at silicon surface

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin C-V measurements measure C-V curves before and after BTS Q m  C ox x  V t   Q m / t ox A cap q this occurs even at room temperature! –threshold voltage shift  V t can be MANY volts! C T C ox before BTS after BTS  Q m / C ox p-type substrate voltage (metal wrt substrate) capacitance

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Other problems in oxidation: oxidation induced stacking faults typically ~95% of all stacking faults are OSFs essentially an “extra” (111) plane –density can vary from ~0 to 10 7 / cm 2 highly dependent on process (high temperature) history –“size” (length) at surface can be many microns growth is related to presence of excess “unoxidized” Si at Si-SiO 2 interface heterogeneous coalescence of excess Si on nucleation centers produce OSFs –any process that produces an excess of Si vacancies will inhibit OSF formation/growth

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Chlorine Gettering in SiO 2 effects of chlorine during oxidation –reduction of OSFs –increased dielectric breakdown strength –improved minority carrier lifetimes –improved MOS threshold stability when oxide is grown in presence of chlorine the Cl - getters ionic contaminants such as Na+ Cl in gas stream reacts with Na diffusing from the furnace walls Cl - is incorporated into the grown oxide near the silicon interface (~20nm from Si) and can capture mobile sodium preventing threshhold instabilities efficiency of chlorine gettering can be evaluated by alternately drifting the Na + back and forth from metal to silicon side of the test capacitor only effective for oxidation temperature above ~1100˚ C

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Restrictions on the use of Cl Gettering chlorine injection techniques –mix HCl in O 2 gas stream must be VERY dry or severe corrosion problems can occur produces large quantities of H 2 O in furnace: 4HCl + O 2  2Cl 2 + 2H 2 O –mix trichloroethylene (TCE) / trichloroethane (TCA) in O 2 gas stream produces less water: C 2 HCl 3 + 2O 2  HCl +Cl 2 + 2CO 2 for TCE must have large excess of O 2 present to prevent carbon deposits –under low temperatures and low oxygen conditions can form phosgene COCl 2 only effective if oxidation temperature ≥ 1100˚ C –large Cl concentrations, very high temperatures, or very long oxidation times can cause rough oxides –very high Cl can cause blisters and separation of SiO 2 from Si

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Gate Oxide thickness trends MOS oxide thickness scales with gate length –circa 1998 thickness was ~ 4nm (64M and 256M DRAM technology)

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Oxidation thicknesses: Grove & Deal calculationsGrove & Deal calculations wet oxidation –640 Torr partial pressure –fits very well to measurement calculationmeasurement

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Problems with the simple Grove/Deal model of oxidation –Arrhenius plots of linear and parabolic rate constants are not straight at low temperatures (T < 900 o C). –dry oxidation growth curves do not extrapolate back to zero oxide thickness at zero time –must use non-physical boundary condition of either an offset time  or x i  200 Å in order to fit data Dry Oxidation Thickness (µm) time (hours) 1100 º C 1000 º C 900 º C (100) Si

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Possible models to explain “rapid” initial growth micropores and intrinsic stress in low temperature thin oxides –micropores: ~10 Å about 100 Å apart can visualize as small irregularities that mask oxidation, adjacent regions grow up around "holes" diffusion of O 2 down pores can fit rapid initial growth stage and curvature of Arrhenius plots

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin –experiments with external applied fields imply O 2 is charged during oxidation: O 2  O h + –because of mobility differences have ambipolar diffusion effects: ~ D oxide silicon gas O 2 - hole Field-Enhanced Diffusion –range of effect is approximately the Debye length D D  1/√N –~ Å for O 2 in SiO 2 –~5 Å for H 2 O in SiO 2

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Thin oxide growth thin oxides can be grown controllably –use reduced pressure usually dry O 2 oxidation need “pressure” (1 atms = 3x10 19 ) near solid solubility limit (5x ˚C) ~ atms ( Torr used) –use low temperature!!! –intrinsic stress in low temperature-grown oxides: low temp oxides tend to have higher density not thermal expansion stress –at high temp viscosity of SiO 2 low enough to allow plastic flow –at low temp viscosity is too high

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin ITRS roadmap (2000) requirements ( ) projections require l gate ~ 65nm, “effective oxide thickness” ~ 1-1.5nm –“EOT” : –problem: excessive leakage current and boron penetration for oxide thicknesses < 1.5nm –alternative “high k” dielectrics “technology node” (nm) year min gate length (nm) equivalent gate oxide thickness (nm)

Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Diffusion Mechanisms probability of movement – substitutional impurity vacancy interstitial impurity interstitialcy mechanism, o ~ sec -1 –E move ~ eV T = 300K: ~ 1 jump per minute T = 1300K: ~ 10 9 jumps per sec –E move ~ eV T = 300K: ~ 1 jump per years! T = 1300K: ~ few jumps per sec interstitial diffusers substitutional diffusers