US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.

Slides:



Advertisements
Similar presentations
ESODAC Study for a new ESO Detector Array Controller.
Advertisements

A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.
Copyright© 2000 OPNET Technologies, Inc. R.W. Dobinson, S. Haas, K. Korcyl, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, K. Vella Testing and.
PALM-3000 ATST/BBSO Visit Stephen Guiwits P3K System Hardware 126 Cahill February 11, 2010.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
CROSSBAR LAN TEAM 8 CURTIS PETE D. ERIC ANDERSON DANIEL HYINK JOHN MUFARRIGE.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
NS Training Hardware. Memory Interface Support for SDRAM, asynchronous SRAM, ROM, asynchronous flash and Micron synchronous flash Support for 8,
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
GigE Knowledge. BODE, Company Profile Page: 2 Table of contents  GigE Benefits  Network Card and Jumbo Frames  Camera - IP address obtainment  Multi.
Introduction to IT and Communications Technology Justin Champion Network Connections & Number Systems.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
A TCP/IP transport layer for the DAQ of the CMS Experiment Miklos Kozlovszky for the CMS TriDAS collaboration CERN European Organization for Nuclear Research.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
GBT Interface Card for a Linux Computer Carson Teale 1.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Understanding Data Acquisition System for N- XYTER.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
J. Christiansen, CERN - EP/MIC
Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
Summary of CSC Track-Finder Trigger Control Software Darin Acosta University of Florida.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
Peter JansweijerATLAS week: February 24, 2004Slide 1 Preparatory Design Studies MROD-X Use Xilinx Virtex II Pro –Rocket IO –Power PC –Port the current.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
DAQMB Production Status S. Durkin The Ohio State University Florida EMU Meeting 2004.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
Hot Interconnects TCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor David V. Schuehler
1.2 EMU Electronics L.S. Durkin CMS Review CERN, September 2003.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
US Status of GbE Peripheral Crate Controller Ben Bylsma EMU meeting Fermilab, October 21, 2005 Section 1: Hardware Section 2: Firmware Development.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
The CCB, TTC and so forth Paul Padley, Mike Matveev.
DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
Peter JansweijerATLAS week: February 24, 2004Slide 1 Preparatory Design Studies MROD-X Use Xilinx Virtex II Pro –RocketIO –PowerPC –Port the current MROD-In.
Trigger Hardware Development Modular Trigger Processing Architecture Matt Stettler, Magnus Hansen CERN Costas Foudas, Greg Iles, John Jones Imperial College.
3 Sep 2009SLM1 of 12 SLM performance and limitations based on HW tests.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
CMM++ activities at MSU Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, CERN, 13 – 17 September 2010.
Grzegorz Korcyl - Jagiellonian University, Kraków Grzegorz Korcyl – PANDA TDAQ Workshop, Giessen April 2010.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Back-end Electronics Upgrade TileCal Meeting 23/10/2009.
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
PXD DAQ News S. Lange (Univ. Gießen) Belle II Trigger/DAQ Meeting (Jan 16-18, 2012, Hawaii, USA) Today: only topics important for CDAQ - GbE Connection.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Firmware development for the AM Board
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
IAPP - FTK workshop – Pisa march, 2013
Status of NA62 straw readout
Initial check-out of Pulsar prototypes
Update on CSC Endcap Muon Port Card
CSC EMU Muon Port Card (MPC)
ECAL OD Electronic Workshop 7-8/04/2005
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
GPM Spacecraft Ethernet Study
New Crate Controller Development
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Status of GbE Peripheral Crate Controller
2 Ball-Grid Array FPGA’s
VCC Hardware Production Status
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003

B. Bylsma EMU-ESR Meeting, CERN Baseline Crate Controller Dynatem D360  25 MHz based VMEbus Single Board Controller  Operating System:  CLinux  Communicates with Linux PC (in USC55) via 10BaseFL Ethernet (10BaseT has magnetic components)  Software for PC-D360-VME communications has been written and tested.  Radiation tolerant  Tested with 63 MeV protons.  Observed 35 upsets with a proton fluence of 0.74x10 11 p/cm 2.  Recover from upsets with “system reset”. Requires 47 resets in 10 LHC-years.  Speed  Transfer rate: 10 Mb/s bit rate, though-put ~ 2.5 Mbits/s achievable.  Speed of loading FPGA firmware to EPROM dominated by required erase/program delays on chip.  Cost ~ $1100 per unit

B. Bylsma EMU-ESR Meeting, CERN A New Crate Controller in Development A VMEbus Controller with Gigabit Ethernet  A custom board designed and developed at OSU  Based on XILINX Virtex-II Pro  XC2VP4 – FF672 FPGA  Built in RocketIO TM Supports Gigabit Ethernet 8B/10B Encoding, SerDes, Clock Recovery included (no Logic Cells used)  Optical transceiver (for Gigabit Ethernet)  VME Interface Buffers  Command FIFO (for buffering VME commands)  Flash Memory (for storing configurations)  Flash PROM (for storing the firmware)

B. Bylsma EMU-ESR Meeting, CERN AdvantagesAdvantages General Advantages  Communicates with stand-alone PC (in USC55) via Ethernet  GbE network cards commercially available (with optical fiber connections).  Customizable firmware. Advantages Over Dynatem  A much simpler crate controller.  No 10BaseT to 10BaseFL converters needed.  No operating system or software on the controller.  No sockets to open for each connection.  All programming done on PC.  Customized packets reduce overhead (explained on next slide)  Faster: transfer rate 1 Gb/s bit rate (compare to 10 Mb/s) through-put ~ 600 Mb/s (compare to 2.5 Mb/s)  Less expensive: ~ $600 per unit (compare to $1,100 per unit)

B. Bylsma EMU-ESR Meeting, CERN AdvantagesAdvantages Customized Packets (with GbE)  Can eliminate TCP/IP layer  Can utilize jumbo packets (9000 bytes of data)  Bit rate is 100 times faster than 10BaseT Packet Structure in use with Dynatem (with TCP/IP):

B. Bylsma EMU-ESR Meeting, CERN StatusStatus Hardware Development  Non-Restrictive board design.  Sent to PC house last week.  Most parts are on hand.  Board Stuffing to take place next week. Firmware Development  Will be developed in stages.  RocketIO TM implementation has been previously tried and tested.  Start with rudimentary A24 D16 VME master.  Add other functionality, flexibility, configuration control, and robustness as progress is made.

B. Bylsma EMU-ESR Meeting, CERN Any Questions?

B. Bylsma EMU-ESR Meeting, CERN Distributing GbE to 60 Crates Need a Level 2 GbE Network Switch  Level 2 means MAC address level.  Must have optical fiber outputs. Commercially available  Netgear makes one with 12 GbE fiber optic outputs for about $2000.