Random Access Memory (RAM).  A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words).

Slides:

Advertisements

Similar presentations

RAM (RANDOM ACCESS MEMORY)

Advertisements

Figure (a) 8 * 8 array (b) 16 * 8 array.

Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.

+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.

5-1 Memory System. Logical Memory Map. Each location size is one byte (Byte Addressable) Logical Memory Map. Each location size is one byte (Byte Addressable)

CS2100 Computer Organisation

Memory Basics. 8-1 Memory definitions Memory is a collection of cells capable of storing binary information. Two types of memory: –Random-Access Memory.

Random access memory Sequential circuits all depend upon the presence of memory. A flip-flop can store one bit of information. A register can store a single.

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Sequential Circuit: Register Introduction N-bit register contains n flip-flop and several logic gates and.

Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.

ENGIN112 L30: Random Access Memory November 14, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 30 Random Access Memory (RAM)

Memory and Programmable Logic

1 Lecture 16B Memories. 2 Memories in General Computers have mostly RAM ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.

Overview Memory definitions Random Access Memory (RAM)

Overview Logic Combinational Logic Sequential Logic Storage Devices SR Flip-Flops D Flip Flops JK Flip Flops Registers Addressing Computer Memory.

Overview Recall Combinational Logic Sequential Logic Storage Devices

CS 151 Digital Systems Design Lecture 30 Random Access Memory (RAM)

Chapter 5 Internal Memory

Memory Devices Wen-Hung Liao, Ph.D..

CS1104: Computer Organisation

ECE 301 – Digital Electronics

1 Lecture 16B Memories. 2 Memories in General RAM - the predominant memory ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.

Chapter 8 Memory Basics ( 메모리 기초 ) 8-1 Memory 의 정의 8-2 RAM 8-3 SRAM IC ( 집적회로 ) 8-4 SRAM IC 의 배열 8-5 DRAM IC 8-6 DRAM 유형 8-7 SRAM IC 의 배열.

1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.

Chapter 6 Memory and Programmable Logic Devices

Physical Memory and Physical Addressing By: Preeti Mudda Prof: Dr. Sin-Min Lee CS147 Computer Organization and Architecture.

CS1104-8Memory1 CS1104: Computer Organisation Lecture 8: Memory

1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.

EKT 221 Digital Electronics II

Memory Basics Chapter 8.

Khaled A. Al-Utaibi Memory Devices Khaled A. Al-Utaibi

Memory and Programmable Logic

Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.

Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.

EKT 221 : Digital 2 Memory Basics

Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 1.

Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.

Chapter 8 Memory Interface

Memory and Storage Dr. Rebhi S. Baraka

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.

Memory System Unit-IV 4/24/2017 Unit-4 : Memory System.

Digital Design: Principles and Practices

Memory Devices May be classified as: Connections: ROM; Flash; SRAM;

CPEN Digital System Design

Digital Logic Design Instructor: Kasım Sinan YILDIRIM

SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 

Memory and Register. Memory terminology read/write operation volotile/non volatile determine the capacity from input and output timing requirements of.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 2.

Memory Devices 1. Memory concepts 2. RAMs 3. ROMs 4. Memory expansion & address decoding applications 5. Magnetic and Optical Storage.

Wnopp Memory device Introduction n Memory Cell n Memory Word n Byte n Capacity n Address n Read Operation n Write Operation n Access Time n Volatile.

Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 22 Memory Definitions Memory ─ A collection of storage cells together with the necessary.

07/11/2005 Register File Design and Memory Design Presentation E CSE : Introduction to Computer Architecture Slides by Gojko Babić.

Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.

8085 FAQ R.RAJKUMAR DEPT OF CSE SRM UNIVERSITY. FAQ What is a Microprocessor? - Microprocessor is a program-controlled device, which fetches the instructions.

ECE/CS 352 Digital Systems Fundamentals

COMP211 Computer Logic Design

Digital Logic & Design Dr. Waseem Ikram Lecture 39.

EE345: Introduction to Microcontrollers Memory

Digital Logic & Design Dr. Waseem Ikram Lecture 40.

Memory Basics Chapter 8.

Memory Basics Chapter 7.

Jazan University, Jazan KSA

FIGURE 7-1 Block Diagram of Memory

Presentation transcript:

Random Access Memory (RAM)

 A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words). Data input lines provide the information to be stored (written) into the memory, while data output lines carry the information out (read) from the memory.  The address consists of k lines which specify which word (among the 2 k words available) to be selected for reading or writing.  The control lines Read and Write (usually combined into a single control line Read/Write) specifies the direction of transfer of the data.

Random Access Memory (RAM)  Block diagram of a memory unit: Memory unit 2 k words n bits per word k address lines k Read/Write n n n data input lines n data output lines

Random Access Memory (RAM)  Content of a 1024 x 16-bit memory: : Memory content decimal : : binary Memory address

Random Access Memory (RAM)  The Write operation:  Transfers the address of the desired word to the address lines  Transfers the data bits (the word) to be stored in memory to the data input lines  Activates the Write control line (set Read/Write to 0)  The Read operation:  Transfers the address of the desired word to the address lines  Activates the Read control line (set Read/Write to 1)

Random Access Memory (RAM)  The Read/Write operation:  Two types of RAM: Static and dynamic.  Static RAMs use flip-flops as the memory cells.  Dynamic RAMs use capacitor charges to represent data. Though simpler in circuitry, they have to be constantly refreshed.

Random Access Memory (RAM)  A single memory cell of the static RAM has the following logic and block diagrams. RSRS Q Input Select Output Read/Write BC OutputInput Select Read/Write Logic diagramBlock diagram

Random Access Memory (RAM)  Logic construction of a 4 x 3 RAM (with decoder and OR gates):

Random Access Memory (RAM)  An array of RAM chips: memory chips are combined to form larger memory.  A 1K x 8-bit RAM chip: Block diagram of a 1K x 8 RAM chip RAM 1K x 8 DATA (8) ADRS (10) CS RW Input data Address Chip select Read/write (8)Output data 88 10

Random Access Memory (RAM)  4K x 8 RAM. 1K x 8 DATA (8) ADRS (10) CS RW Read/write (8) Output data 1K x 8 DATA (8) ADRS (10) CS RW (8) 1K x 8 DATA (8) ADRS (10) CS RW (8) 1K x 8 DATA (8) ADRS (10) CS RW (8) 0– – – – 4095 Input data 8 lines x4 decoder Lines 0 – S0S1S0S1 Address