Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.

Slides:



Advertisements
Similar presentations
1/1/ /e/e eindhoven university of technology Microprocessor Design Course 5Z008 Dr.ir. A.C. (Ad) Verschueren Eindhoven University of Technology Section.
Advertisements

Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo EICE team Open On-Chip Debugger Ch6. Design and Architecture.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
PALM-3000 ATST/BBSO Visit Stephen Guiwits P3K System Hardware 126 Cahill February 11, 2010.
OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.
Clara Gaspar, May 2010 The LHCb Run Control System An Integrated and Homogeneous Control System.
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade Nicolas Dumont Dayot, LAPP.
Clara Gaspar, March 2006 LHCb’s Experiment Control System Step by Step.
Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.
Clara Gaspar, November 2012 Experiment Control System LS1 Plans…
Study on buffer usage and data packing at the FE Federico Alessio, with inputs from Richard, Ken, Guillaume LHCb Electronics Upgrade Meeting 11 April 2013.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
USB host for web camera connection
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
Calo Piquet Training Session - Xvc1 ECS Overview Piquet Training Session Cuvée 2012 Xavier Vilasis.
Using PVSS for the control of the LHCb TELL1 detector emulator (OPG) P. Petrova, M. Laverne, M. Muecke, G. Haefeli, J. Christiansen CERN European Organization.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
The High Voltage, Monitoring and Control systems of the Hadronic and Electromagnetic calorimeters are essentially slow control based, and therefore are.
CPU BASICS, THE BUS, CLOCKS, I/O SUBSYSTEM Philip Chan.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
SCADA. 3-Oct-15 Contents.. Introduction Hardware Architecture Software Architecture Functionality Conclusion References.
VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.
Start-up & synchronization sequence for Front-End LHCb Electronics Upgrade Meeting 13 February 2014 F. Alessio, CERN.
GBT Interface Card for a Linux Computer Carson Teale 1.
Status of Readout Board Firmware Guillaume Vouters On behalf of the MiniDAQ developers 11 December 2014 LHCb Upgrade Electronics.
Design & test of SciFi FEB
Status report for TFC and ECS* LHCb Upgrade Electronics meeting F. Alessio, CERN with acknowledgements to Cairo (Caplan), Mauricio (Rivello),
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
August 1, 2001Systems Architecture II1 Systems Architecture II (CS ) Lecture 9: I/O Devices and Communication Buses * Jeremy R. Johnson Wednesday,
Clara Gaspar, March 2005 LHCb Online & the Conditions DB.
Computer Organization & Assembly Language © by DR. M. Amer.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
PART 7 CPU Externals CHAPTER 7: INPUT/OUTPUT 1. Input/Output Problems Wide variety of peripherals – Delivering different amounts of data – At different.
ECS and LS Update Xavier Vilasís-Cardona Calo Meeting - Xvc1.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Configuration database status report Eric van Herwijnen September 29 th 2004 work done by: Lana Abadie Felix Schmidt-Eisenlohr.
New service board SYSTEM OVERVIEW AND nSB BOARD ARCHITECTURE LHCb Italia Collaboration Meeting Valerio Bocci, Paolo Fresch.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
March 7th 2005 Stefan Koestner LHCb week ECS-tools for the CCPC/Tell1 (a tutorial in 3 acts): (1) CCPC/PVSS Interface: - few comments on the server - quick.
Clara Gaspar, April 2014 ECS (Marseille+Annecy+CERN) 1 FPGA CCPC Firmware DIMServer Mini DAQ Test UIHW Description UIOperation UI Control PC WinCC-OA PCIe.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
Clara Gaspar, April 2006 LHCb Experiment Control System Scope, Status & Worries.
Firmware Overview and Status Erno DAVID Wigner Research Center for Physics (HU) 26 January, 2016.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.
Clara Gaspar, February 2007 LHCb’s Experiment Control System & Electronics Integration Step by Step.
Stefan Koestner IEEE NSS – San Diego 2006 IEEE - Nuclear Science Symposium San Diego, Oct. 31 st 2006 Stefan Koestner on behalf of the LHCb Online Group.
of the Upgraded LHCb Readout System
Communication Models for Run Control with ATCA-based Systems
Online Control Program: a summary of recent discussions
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Front-end digital Status
The LHCb Run Control System
IEEE - Nuclear Science Symposium San Diego, Oct. 31st 2006
Presentation transcript:

Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade

Clara Gaspar, December 2012 ECS & Upgrade Electronics 2 ❚ ECS Design doesn’t change (in principle) ❙ Same tools: ❘ Communications: DIM ❘ Supervision: WinCC-OA (ex-PVSS II) ❘ Sequencing and Automation (FSM): SMI++ ❙ Same philosophy: ❘ Generic tools to describe the hardware (FwHw) 〡 Board Types -> “chips” -> registers => Boards ❘ Operation tools to Configure/Monitor boards 〡 “Recipes” for different configuration modes 〡 Stored in Configuration DB ❙ New electronics will be interfaced like before

Clara Gaspar, December 2012 Electronics Interface ❚ Interface to FE Electronics ❙ Two Architectures envisaged: ❘ FE electronics in one single FE board ❘ FE electronics accessed via a “Service” board (masterGBT SCA via “long” Elink) 3

Clara Gaspar, December 2012 FE Board Protocols ❚ Interface to the FE Chips ❙ The GBT-SCA provides the following protocols: ❘ 16 x I2C master controllers ❘ 1 x JTAG master controller ❘ 32 x ADC channels (multiplexed) ❘ 1 x Memory bus (32 bits) controller ❘ 4 x PIA (Parallel Interface Adapter) controllers ❘ 1 x SPI (Serial Peripheral Interface) bus ❘ 4 x DAC channels ❙ Recommended protocols (for bulk transfers) are: ❘ I2C ❘ SPI using independent chip selects (daisy chained SPI not allowed) 4

Clara Gaspar, December 2012 FE Addressing ❚ FE Chip Register Address: [ ] fixed variable 5 Control PC

Clara Gaspar, December 2012 ECS FE Dataflow 6 FPGACCPC FirmwareDIMServer SOL40 Control PC Conf.DB WinCC-OA Test UIHW Description UIOperation UI FE Board GBT Link FEChip

Clara Gaspar, December 2012 ECS Software/firmware ❚ Will be centrally provided: ❙ The FPGA firmware for the SOL40 board ❘ Will prepare, send and receive the GBT-SCA frames for the various user protocols 〡 Should take load away from CCPC as much as possible ❙ Low-level libraries and command-line tools for the CCPC in the SOL40 ❘ Will allow accessing the different FE chips ❙ A DIM server running on the SOL40 CCPC ❘ Will implement higher-level commands to configure and monitor the FE chips ❙ A WinCC-OA component ❘ Providing the high-level description and access of all electronics components 7

Clara Gaspar, December 2012 ECS Dataflow 8 FPGACCPC FirmwareDIMServer SOL40 Control PC Conf.DB WinCC-OA Test UIHW Description UIOperation UI FE Board GBT Link FEChip

Clara Gaspar, December 2012 ECS FE Design ❚ 1st Steps ❙ Understand the needs ❙ Identify bottlenecks ❙ Questionnaire Sent: 1.Sub-detector: 2.Number of GBT Links: 3.Number of FE Boards (/Service Boards): 4.Number of SCA chips per masterGBT: 5.Number of User buses per SCA chip: 6.Type of User buses used: 7.Number of “registers” per FE Board: 8.Data volume per FE Board for configuration: 9.Data volume per FE Board for monitoring (and how often): 9

Clara Gaspar, December 2012 Scalability & Efficiency ❚ Configuration and Monitoring speed ❙ Is not just data size / bandwidth ❙ Depends on: ❘ How the data is distributed, for ex.: 〡 A few large registers or many small ones ❘ Are blocking operations needed, for ex.: 〡 A register needs to be set and read-back before configuring the next one 〡 or read-modify-write operations that need to be done by the back-end ❘ Which user protocol is used and how it is used, for ex.: 〡 Some I2C devices needed an extra I2C operation to write a sub- address before the block of data could be written 〡 Some did not implement auto-increment so block transfer could not be used ❙ Try to influence hw design early enough… 10

Clara Gaspar, December 2012 BE Board Interface ❚ Physically only one board type (ATCA40/AMC40): TELL40, S-ODIN, TRIG40, SOL40 ❙ But logically different types ( different “registers”) ❚ Similar Tools will be provided centrally: ❙ Low-level libraries and command-line tools for the CCPC in the board ❘ Will allow accessing the different registers (PCIexpress) ❙ A DIM server running on the CCPC ❘ Will implement higher-level commands to configure and monitor the board components ❙ A WinCC-OA component ❘ Providing the high-level description and access of all electronics components 11

Clara Gaspar, December 2012 ECS BE Dataflow 12 CCPC DIMServer TELL40, TRIG40, etc. Control PC Conf.DB WinCC-OA Test UIHW Description UIOperation UI

Clara Gaspar, December 2012 Infrastructure Control ❚ The control & monitoring of the crates (& boards) will also be provided centrally ❙ ATCA provides a standard for the control and monitoring of power, voltages, temperatures etc.: -> IPMI ❙ A WinCC-OA component will be provided. 13