Counting with the Count.

Slides:



Advertisements
Similar presentations
Lecture 23: Registers and Counters (2)
Advertisements

Shift Registers Module M11.1 Section 7.3.
Registers and Counters
Unijunction Transistor Circuit Templates
Counters Chapter 17 Subject: Digital System Year: 2009.
Ladder program elements to deal with active high and/or active low input devices This presentation is partially animated. Only use the control panel at.
RIPPLE COUNTERS A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The input pulses.
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
ECE 331 – Digital System Design Counters (Lecture #18)
M.S.P.V.L. Polytechnic College, Pavoorchatram
Lab 5 :JK Flip Flop and Counter Fundamentals:
A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:
Registers and Counters
Counters  A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship.
RM2F Input / Output (I/O) Pin grouping code!. I/O Pin Group Operations: The Spin language has provisions for assigning values to groups of bits in the.
ECE 301 – Digital Electronics Counters (Lecture #16)
Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.
Rabie A. Ramadan Lecture 3
Interfacing Pressure Sensor to logic device input pin Click within the blue frame to access the control panel. Only use the control panel (at the bottom.
With strain gauge sensors, a Wheatstone bridge may not bridge the gap This presentation is partially animated. Only use the control panel at the bottom.
Seal-in is not a hotel in Monterey This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have.
Transistor Circuit Templates This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
New items for final exam. An indication of your current comfort level to the final exam is your responses to the following 8 practice question set. Pre-presentation.
Any Active State, With Any Button You Want A G Inc. Click within the blue frame to access the control panel. Only use the control panel (at the bottom.
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
Synch 1.1 Synchronous Counters 1 ©Paul Godin Created January 2008.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Digital Logic Design Lecture # 21 University of Tehran.
Resistance Ratios Click within the blue frame to access the control panel. Only use the control panel (at the bottom of screen) to review what you have.
Computer Organization & Programming Chapter 5 Synchronous Components.
Divides are different A G Inc. Click within the blue frame to access the control panel. Only use the control panel (at the bottom of screen) to review.
This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen. When using your mouse, make sure.
Push Button Wiring and Output Signal Active Options This presentation is partially animated. Only use the control panel at the bottom of screen to review.
Pressure Sensors are always pushed around Click within the blue frame to access the control panel. Only use the control panel (at the bottom of screen)
Sequential logic circuits
Decade Counter (BCD Counter). Introduction A counter which is reset at the 10 th clock pulse is called decade counter. The decade counter is otherwise.
Digital Electronics.
Basic terminology associated with counters Technician Series
Digital System Design using VHDL
Basic Counters: Part I Section 7-6 (pp ).
THEME 6: Frequency dividers. Digital counters with reduced counting modulus. Programmable digital counters. If the input pulses are more than K, the counter.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
Counters In digital logic and computing, a counter is a device which stores (and sometimes displays) the number of times a particular event or process.
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.
Revision2 for CENG34340 (Self study exercise no need to submit)
Synchronous Counter with MSI Gates
Sequential Circuit: Counter
Programmable Interval Timer 8254 LECTURE 3
Copyright Joanne DeGroat, ECE, OSU
29th Oct Review Session 8.
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Instructor: Alexander Stoytchev
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
Synchronous Counters with MSI Gates
4-Bit Counter Spencer Canavan.
29-Nov-18 Counters Chapter 5 (Sections ).
Precision and Accuracy
Synchronous Counters with MSI Gates
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
Registers and Register Transfers
Computer Architecture and Organization: L02: Logic design Review
Introduction to Sequential Circuits
Factor Analysis Development
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
Registers and Register Transfers
Outline Registers Counters 5/11/2019.
Digital Electronics and Logic Design
Presentation transcript:

Counting with the Count. This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen. When using your mouse, make sure you click only when it is within the light blue frame that surrounds each slide. A G Inc.

Pre-presentation Self Assessment Activity Your comfort level with your response to the following two question assessment tool should indicate if the presentation that follows will increase you knowledge base on the topic outlined by the questions in this tool.

Pre-presentation Self Assessment Activity Configure a 74161 so that it can start counting at any value from 0 to F. 1. 2. Configure the 74161 so that it will count in base 3.

Famous Counters 1 Q A B C D Clear 74161 Ck 5 volts

Push this button to clear the counter outputs Famous Counters Q A B C D Clear 74161 Ck 5 volts The next clock pulse that arrive at the Ck pin will change the LED pattern to indicate that the first event has occurred. 1

Famous Counters Q A B C D Clear 74161 Ck 5 volts The next clock pulse that arrive at the Ck pin will change the LED pattern to indicate that the first event has occurred. 1 After the next clock pulse the LED pattern will indicate that the second event has occurred.

Famous Counters Q A B C D Clear 74161 Ck 5 volts The next clock pulse that arrive at the Ck pin will change the LED pattern to indicate that the first event has occurred. 1 1 After the next clock pulse the LED pattern will indicate that the third event has occurred.

Famous Counters Q A B C D Clear 74161 Ck 5 volts Now it is time to examine additional features of this and other counters. 1 1

Famous Counters Q A B C D Clear 74161 Ck 5 volts Now it is time to examine additional features of this and other counters. 1 1 B A C D Note; (a) A, B, C, D are input pins. (b) Any 4 bit digital signal can be placed on these inputs. (c) Following a specific sequence of events, the pattern on these 4 input pins is transferred to the set of Q output pins. (d) In this example, the digital signal encoded as an 816 has been placed on these input pins.

Clear Load 1 A B C 1 D Ck 74161 5 volts Q A B C D 5 V Note; Famous Counters Q A B C D Clear 74161 Ck 5 volts 5 V Load 1 1 B A C D Note; (e) If the load pin is active when a clock pulse is detected, the pattern for the 816 is transferred to the set of Q outputs.

Clear Load 1 A B C 1 1 D Ck 74161 5 volts Q A B C D 5 V Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive Load push button is active Load push button is passive again 5 V (e) If the load pin is active when a clock pulse is detected, the pattern for the 816 is transferred to the set of Q outputs. Load 1 1 1 B A C D (f) No data transfer until after a clock pulse occurs (g) The next clock pulse (if Load stays passive) will change the output to indicate the 916. The 816 was transferred to the Q outputs after a CK pulse occurs.

Clear Load 1 A B C 1 1 D Ck 74161 5 volts Q A B C D 5 V Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again 5 V (e) If the load pin is active when a clock pulse is detected, the pattern for the 816 is transferred to the set of Q outputs. Load 1 1 1 B A C D (f) No data transfer until after a clock pulse occurs (g) The next clock pulse (if Load stays passive) will change the output to indicate the 916. 916

Clear Load 1 A 1 B C 1 D Ck 74161 5 volts Q A B C D 5 V Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again 5 V (e) If the load pin is active when a clock pulse is detected, the pattern for the 816 is transferred to the set of Q outputs. Load 1 1 1 B A C D (f) No data transfer until after a clock pulse occurs (g) The next clock pulse (if Load stays passive) will change the output to indicate the A16. A16 916

Clear Load 1 A 1 B C 1 D Ck 74161 5 volts Q A B C D 5 V Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again 5 V (e) If the load pin is active when a clock pulse is detected, the pattern for the 816 is transferred to the set of Q outputs. Load 1 1 1 B A C D (f) No data transfer until after a clock pulse occurs (g) The next clock pulse (if Load stays passive) will change the output to indicate the B16. B16 A16

Clear Load 1 A B C 1 1 D Ck 74161 5 volts Q A B C D 5 V Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again 5 V (e) If the load pin is active when a clock pulse is detected, the pattern for the 816 is transferred to the set of Q outputs. Load 1 1 1 B A C D (f) No data transfer until after a clock pulse occurs (g) The next clock pulse (if Load stays passive) will change the output to indicate the C16. C16 B16

Clear Load 1 A B C 1 1 D Ck 74161 5 volts Q A B C D 5 V Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again 5 V (e) If the load pin is active when a clock pulse is detected, the pattern for the 816 is transferred to the set of Q outputs. Load 1 1 1 B A C D (f) No data transfer until after a clock pulse occurs (g) The next clock pulse (if Load stays passive) will change the output to indicate the D16. D16 C16

Clear Ck Load 1 1 1 B A C D Carry Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again E16 D16 5 V (e) If the load pin is active when a clock pulse is detected, the pattern for the 816 is transferred to the set of Q outputs. Load 1 1 1 B A C D (f) No data transfer until after a clock pulse occurs Carry (g) The next clock pulse (if Load stays passive) will change the output to indicate the E16.

Clear Ck Load 1 1 1 B A C D Carry Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again E16 D16 5 V (h) The Carry output goes active when the counter reaches its final count value. Load 1 1 1 B A C D Carry This output goes active when count reaches last value.

Clear Ck Load 1 1 1 B A C D 1 Carry Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again F16 E16 5 V (h) The Carry output goes active when the counter reaches its final count value. Load 1 1 1 B A C D 1 Carry (i) The next clock pulse (if Load stays passive) will change the output to indicate the 016. This output goes active when count reaches last value.

Clear Ck Load 1 1 B A C D 1 Carry Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again 016 F16 5 V (h) The Carry output goes active when the counter reaches its final count value. Load 1 1 B A C D 1 Carry (i) The next clock pulse (if Load stays passive) will change the output to indicate the 016. This output goes active when count reaches last value.

Clear Ck Load 1 1 B A C D 1 Carry Famous Counters Q A B C D Clear 74161 Ck 5 volts Load push button is passive again 016 F16 5 V (j) A Carry pin that goes active before the end of the count is know as a “look ahead” Carry. Some counters do not have this feature. Load 1 1 B A C D (k) Some counters load the output pins from the input pins immediately after Load becomes active. Those types of counters are call asynchronous counters. 1 Carry (l) The 74161 is known as a “look ahead” synchronous counter. This output goes active when count reaches last value.

Post Presentation Self Assessment Activity 1. Configure a 74161 so that it can start counting at any value from 0 to F. Q A B C D Clear 74161 Ck Load Carry 5V Note: In this configuration the counter starts with pattern 0,0,0,0 on its outputs and sequentially uses the other 15 binary patterns with the carry pin going active when the binary pattern 1,1,1,1 is on its outputs.

Post Presentation Self Assessment Activity 2. Configure the 74161 so that it will count in base 3. Q A B C D Clear 74161 Ck Load Carry 5V 5V Note: In this configuration the counter starts with pattern 1,1,0,1 on QD,QC,QB,QA, respectfully (D16). its sequentially uses the remaining 2 binary patterns with the carry pin going active when the binary pattern 1,1,1,1 is on its outputs.

End of Presentation A G Inc.