Digital Electronics.

Slides:



Advertisements
Similar presentations
Registers and Counters
Advertisements

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.
RIPPLE COUNTERS A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The input pulses.
Registers and Counters
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
ECE 331 – Digital System Design Counters (Lecture #18)
Registers and Shift Registers Discussion D8.2. D Flip-Flop X 0 Q 0 ~Q 0 D CLK Q ~Q D gets latched to Q on the rising edge of the clock. Positive.
D Flip-Flops in Verilog Discussion 10.3 Example 27.
Sequential Circuit Introduction to Counter
Lab 5 :JK Flip Flop and Counter Fundamentals:
A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:
What is shift register? A shift register is a digital memory circuit found in calculators, computers, and data-processing systems. Bits (binary digits)
Mantıksal Tasarım – BBM231 M. Önder Efe
Registers and Counters
Counters  A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship.
Electronics Technology
Counters.
Registers and Counters
Chapter 1_4 Part II Counters
Counter Section 6.3.
EE345: Introduction to Microcontrollers Register and Counters Prof. Ahmad Abu-El-Haija.
Registers and Counters
ECE2030 Introduction to Computer Engineering Lecture 15: Registers, Toggle Cells, Counters Prof. Hsien-Hsin Sean Lee School of Electrical and Computer.
ECE 301 – Digital Electronics Counters (Lecture #16)
Electronics Technology
Registers & Counters M. Önder Efe
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
Registers and Counters
Rabie A. Ramadan Lecture 3
Chapter 6 Registers and Counter
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
Counters By Taweesak Reungpeerakul
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Registers and Counters by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.
Digital Design Lectures 11 & 12 Shift Registers and Counters.
7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.
1 Registers & Counters Logic and Digital System Design - CS 303 Erkay Savaş Sabancı University.
ENG241 Digital Design Week #8 Registers and Counters.
Registers and Counters Chapter 6. Digital Circuits 2 Clocked sequential circuits a group of flip-flops and combinational gates connected to form a feedback.
Counters - II. Outline  Synchronous (Parallel) Counters  Up/Down Synchronous Counters  Designing Synchronous Counters  Decoding A Counter  Counters.
Arithmetic Circuits. Half Adder ABSumCarry
Registers and Counters
C HAPTER S IX R EGISTERS AND C OUNTERS 1. A clocked sequential circuit consists of a group of flip-flops and combinational gates connected to form a feedback.
Basic Counters: Part I Section 7-6 (pp ).
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 – Part 2 Tom Kaminski & Charles.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 7 – Part 2.
Chap 5. Registers and Counters
DIGITAL COMPONENTS. MULTIPLEXERS A multiplexer is a combinational circuit that receives binary information from one of 2 n input data lines and directs.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Lab5-1 張明峰 交大資工系 Lab 5: FSM and BCD counters Implement the vending machine of lab 2 A two-digit BCD counter –two BCD counters –can load data in parallel.
CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure
1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.
Chapter 35 Sequential Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the function of a flip-flop –Identify the.
Registers and Counters
HDL for Sequential Circuits
EKT 221 – Counters.
Prof. Hsien-Hsin Sean Lee
EKT 221 : Digital 2 COUNTERS.
Copyright Joanne DeGroat, ECE, OSU
Registers and Counters
29-Nov-18 Counters Chapter 5 (Sections ).
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
6. Registers and Counters
Switching Theory and Logic Design Chapter 5:
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
14 Digital Systems.
Registers and Register Transfers
Outline Registers Counters 5/11/2019.
Presentation transcript:

Digital Electronics

Registers and Counters Chapter 6 Registers and Counters

Some Terminology A Register is a group of flip-flops. Each FF is capable of storing one bit of information A Shift Register is a register capable of shifting its binary information in or both directions A Counter is a register that goes through a prescribed sequence of states upon the application of input pulses

A 4-bit Shift Register

Copy Register A to B

Universal Shift Register

Universal Shift Register Function Table Mode Control S1 S0 Register Operation 0 0 No Change 0 1 Shift Right 1 0 Shift Left 1 1 Parallel Load

Binary Ripple Counter Counts in binary from 0000 through 1111 (16 states) The clock for the second T- FF comes from the output of the first T-FF etc. There is no common clock The count ripples through like a “bucket-brigade”. This can slow things down as the number of FF’s increases.

Ripple Counter with D-FF

BCD Ripple Counter Counts in BCD from 0000 through 1001 (10 states) a.k.a. “mod 10” or “decimal” counter The clock for the second T- FF comes from the output of the first T-FF etc. There is no common clock When the count is 1001 then Q8 =1 so Q2 stays at 0 which means Q4 stays at zero. Hence the next count is 0000

4-bit Synchronous Binary Counter Pin E is count enable feature. The clock is common for all 4 JK FF’s The “next stage” output is used to cascade another 4-bit counter to make an 8-bit counter E

Binary Counter with Load

Two BCD Counter Ideas Loads 0000 after 1001 Clears on seeing 1010

VHDL for Binary Counter module counter (Count,Load,IN,CLK,Clr,A,CO); input Count,Load,CLK,Clr; input [3:0] IN; //Data input output CO; //Output carry output [3:0] A; //Data output reg [3:0] A; assign CO = Count & ~Load & (A == 4'b1111); always @ (posedge CLK or negedge Clr) if (~Clr) A = 4'b0000; else if (Load) A = IN; else if (Count) A = A + 1'b1; else A = A; // no change, default condition endmodule

That’s All Folks!