ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’

Slides:

Advertisements

Similar presentations

Advertisements

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.

Princess Sumaya University

5.4 Decoders A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.

التصميم المنطقي Second Course

ECE 2372 Modern Digital System Design

Combinational Logic Design

ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.

1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

ECE 301 – Digital Electronics Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.

CSE-221 Digital Logic Design (DLD)

ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.

DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 1 OF 3) COMPARATORS CODE CONVERTERS.

CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.

Combinational Logic Building Blocks

ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)

OTHER COMBINATIONAL LOGIC CIRCUITS

COE 202: Digital Logic Design Combinational Circuits Part 1

EE2174: Digital Logic and Lab

DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.

Chapter 3 Combinational Logic Design

DIGITAL CIRCUITS Dr. L M Head Sophomore Clinic Fall 2004.

Combinational Logic Design

Lecture 13 Problems (Mano)

Boolean Algebra and Logic Simplification

Combinational Logic Chapter 4.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.

CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.

Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.

طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.

Functions of Combinational Logic

1 Adders & Subtractors Adders –An adder is a combinational logic circuit that performs the addition of 2 binary numbers (A & B) to generate the sum (S)

1 SOP and POS Expressions from K-maps The examples so far have all generated minimal SOP expressions. POS expressions can be formed as follows: 1.Group.

ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.

ECE 331 – Digital System Design Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.

ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.

Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.

CS221: Digital Logic Design Combinational Circuits

CS151 Introduction to Digital Design

Lecture 11 Combinational Design Procedure

EKT 124 / 3 DIGITAL ELEKTRONIC 1

1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.

Magnitude Comparator Dr. Ahmed Telba.

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.

ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.

Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.

ECE 301 – Digital Electronics Logic Circuit Design (Lecture #9)

Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)

1 Lecture #14 EGR 277 – Digital Logic Self-starting counters Counters are considered to be self-starting if all unused counts eventually lead to the correct.

ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.

1 Combinational Logic Design.  A process with 5 steps Specification Formulation Optimization Technology mapping Verification  1 st three steps and last.

Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.

Decoder Chapter 12 Subject: Digital System Year: 2009.

Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.

CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.

Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.

Combinational Logic Design&Analysis.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Combinational Circuits

Combinational Circuit Design

CSE 140 : Components and Design Techniques for Digital Systems

Homework Reading Tokheim, Section 5-10, 7-4.

Design Example “Date of Birth Problem”

3-Variable K-map AB/C AB/C A’B’ A’B AB AB’

Digital System Design Combinational Logic

Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer

Presentation transcript:

ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’ b) F=W’(X’Y+X’Y’+XYZ)+X’Z’(Y+W) d=W’X(Y’Z+YZ’)+WYZ c) F=ACE+A’CD’E’+A’C’DE d=DE’+A’D’E+AD’E’ d) F=B’DE’+A’BE+B’C’E’+A’BC’D’ d=BDE’+CD’E’

ECE 320 Homework #3 2. Analyze the two output circuit shown in Figure below. Indicate the logical expression associated with every gate output. F Z C A B

ECE 320 Homework #3 3. A 4-bit BCD number in code is to be checked to determine whether the 4-bits represent the valid BCD number. Develop a minimum-gate-count combinational checking circuit whose output will be a 1 if the input is not a valid BCD number otherwise it will be a zero. 4. A BCD-to-seven-segment decoder is a combinational circuit that accepts a decimal digit in BCD and generates the appropriate outputs for selection of segments in a display indicator used for displaying the decimal digit. The seven outputs of the decoder (a,b,c,d,e,f,g) select the corresponding segments in the display as

ECE 320 Homework #3 5. shown in Figure (a). The numeric designation chosen to represent the decimal digit is shown in Figure (b). Design the BCD-to-seven-segment decoder circuit. (b) Numeric Designation (a) Segment Designation