Status of integrated preamplifiers for GERDA GERDA meeting – MPI Heidelberg, Feb 20-22, 2006 F. Zocca, A. Pullia, S.Riboldi, C. Cattadori.

Slides:



Advertisements
Similar presentations
6-k 43-Gb/s Differential Transimpedance-Limiting Amplifiers with Auto-zero Feedback and High Dynamic Range H. Tran 1, F. Pera 2, D.S. McPherson 1, D. Viorel.
Advertisements

Transistors (MOSFETs)
Operational Amplifiers 1. Copyright  2004 by Oxford University Press, Inc. Microelectronic Circuits - Fifth Edition Sedra/Smith2 Figure 2.1 Circuit symbol.
CMOS Comparator Data Converters Comparator Professor Y. Chiu
Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
R&D for ECAL VFE technology prototype -Gerard Bohner -Jacques Lecoq -Samuel Manen LPC Clermond-Ferrand, Fr -Christophe de La Taille -Julien Fleury -Gisèle.
Chapter 18 Operational Amplifiers. The typical op amp has a differential input and a single-ended output. Class B push-pull emitter follower Diff amp.
Fiber-Optic Communications
RSH Front End Electronic R. Beaujean, S. Böttcher Kiel Nov 07, 2005.
FEE Perugia. A. Rivetti A FAST LARGE DYNAMIC RANGE SHAPING AMPLIFIER FOR PARTICLE DETECTOR FRONT-END A.Rivetti – P Delaurenti INFN – Sezione di Torino.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Electronics Principles & Applications Sixth Edition Chapter 7 More About Small-Signal Amplifiers (student version) ©2003 Glencoe/McGraw-Hill Charles A.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
EENG 2610: Circuits Analysis Class 6: Operational Amplifiers (Op-Amp), 1/2 Oluwayomi Adamo Department of Electrical Engineering College of Engineering,
Introduction to Op Amps
A.Kashchuk Muon meeting, CERN Presented by A.Kashchuk.
Part I: Amplifier Fundamentals
A High-speed Adaptively-biased Current- to-current Front-end for SSPM Arrays Bob Zheng, Jean-Pierre Walder, Henrik von der Lippe, William Moses, Martin.
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
1 The 741 Operational-Amplifier. Reference Bias Current : The 741 op-amp circuit. Reference Bias Current.
Operational Amplifiers David Lomax Azeem Meruani Gautam Jadhav.
1 SciFi electronics meeting – CERN– June 20 th 2011 Some ideas about a FE for a SciFi tracker based on SiPM A. Comerma, D. Gascón Universitat de Barcelona.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.
GERDA Phase I: Status GERDA FE Phase II meeting
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
Gerda phase II Front-End: resistorless ? BEGe or segmented detectors   electrode cap of a few pF Very FE to be placed very close to detector electrode.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.
Tubingen, 9 November 2005C.Cattadori INFN Milano & LNGS GERDA meeting TG3 Status Report On behalf of TG3 working group.
1 Electronics in High Energy Physics Introduction to electronics in HEP Operational Amplifiers (based on the lecture of P.Farthoaut at Cern)
Preliminary LumiCAL FEE Specification Presented by Alexander Solin NC PHEP FCAL collaboration meeting, February 12-13, 2006, Krakow (INP PAS),
Development of a Low Noise Preamplifier for the LEM read-out
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 02 Operational Amplifiers.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
LNGS, 3-4 february 2005C.Cattadori GERDA meeting - TG3 report TG3: Diode Read-out and signal processing C. Cattadori on behalf of the working group.
ECE4430 Project Presentation
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Automatic Gain Control Circuit for Quartz Crystal Microbalance (QCM)
Peter, Wieczorek - EE Low Noise Charge Sensitive Preamplifier Development for the PANDA Calorimeter Design and Measurements of the APFEL - Chip.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
Chapter 30 Operational Amplifiers. 2 Introduction Characteristics –High input impedance –Low output impedance –High open-loop gain –Two inputs –One output.
1 VFE/MGPA considerations for EE/VPT EB/EE electrical spec. differences: full-scale signal noise input capacitance dominated by: APD capacitance (x2) for.
1 1.6 Op-Amp Basics Basic Op-Amp Op-amp equivalent circuit Practical (R i = high, R o = small)Ideal (R i =∞, R o = 0)
ASIC Activities for the PANDA GSI Peter Wieczorek.
ECE 2799 Electrical and Computer Engineering Design “Op-Amp Selection” Prof. Bitar.
REAL OP-AMP LIMITATIONS
A Silicon Photomultiplier (SiPM) Based Readout for the sPHENIX Upgrade S. Boose, J. Haggerty, E. Mannel, A. Sukhanov For the PHENIX Collaboration Introduction:
4. Design of Multistage Amplifiers
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
Veljko Radeka: Notes on the origin of charge amplifiers July2,
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
Ultra-fast differential front-end electronics
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
Barrel EM Calorimeter Preamp / Shaper Update Mitch Newcomer, Andrew Townley Prepared for Munich Liquid Argon Week 2011.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Preamplifier R&D at University of Montreal for the drift chamber J.P. Martin, Paul Taras.
A General Purpose Charge Readout Chip for TPC Applications
Calorimeter Mu2e Development electronics Front-end Review
"Fast reset" ASIC Preamplifier
CTA-LST meeting February 2015
Analog FE circuitry simulation
HPD with external readout
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Electronics: Demod + 4Q FE
BESIII EMC electronics
Presentation transcript:

Status of integrated preamplifiers for GERDA GERDA meeting – MPI Heidelberg, Feb 20-22, 2006 F. Zocca, A. Pullia, S.Riboldi, C. Cattadori

Proposed circuit structure (from J. Gal*) * J. Gal et al. “Realization of charge sensitive preamplifiers using current feedback operational amplifier”, Nucl. Instrum. And Meth., Vol. A366, pp , 1995

Test chip 3.3 mm MOSFETs resistors MOSFETs PREAMP 2 pMOS + ext R F + int bias Vmax = 550mV (50 Ohm) PREAMP 1 pMOS + ext R F + ext bias Vmax = 550mV (50 Ohm) PREAMP 1 PREAMP 2 PREAMP 3 pMOS + reset pMOS + shaper PREAMP 3 PREAMP 4 pMOS + ext R F + ext bias Vmax = 2V (1 kOhm) HIGH VOLTAGE comp’s TEST struct CSP+OS simple CC=0pF CSP+OS simple CC=0.2pF CSP+OS simple CC=0.6pF CSP+OS simple CC=1pF CSP+OS simple CC=1.4pF CSP+OS cplx CC=0pF CSP+OS cplx CC=2pF CSP+OS cplx CC=0.4pF CSP+OS cplx CC=1.4pF CSP+OS cplx CC=1pF OPAMP CSP + OS simple CSP with new rail-to-rail output stage. Various comp cap’s CSP + OS cplx CSP with new rail-to-rail output stage. Various comp cap’s Tested preamp

Test chip with wire bondings in 68LCC package Setup for cryogenic test

The output stage must be able to drive a coax/twisted pair cable (or a 100 to 200  load) and must provide the largest negative voltage swing (hole signals) Output stage & dynamic range At T=300°K, with a negative power supply V EE = - 3V, the circuit can drive a 10m coaxial cable of 50  still providing a negative voltage swing of ~ 2.5V At T=77°K the negative swing reached is of ~ 2.4V C F = ~ 0.15 pF, C test = 1 pF C det = 15 pF Energy sensitivity (in Ge) at the preamp output = ~ 370 mV/MeV (~185 mV/MeV if 50  terminated) Input dynamic range = ~ 6.5 MeV

Rise time at T = 300 °K driving a 50  coaxial cable of different lengths ~ 13 ns with ~1m cable ~ 15 ns with ~10m cable

Rise time at T = 77 °K driving a ~2m coaxial cable (50  ) A fast rise time of ~ 8 ns to ~ 13 ns has been obtained but a little overshoot has still to be eliminated by a low- pass filter or by reducing the preamp bandwidth a little bit 7.8 ns with no BW limit 13 ns with BW limit (equivalent to Anti-Aliasing filter)

Decay time constant ~ 200  s both at room temperature and in liquid nitrogen T = 300 °K T = 77 °K ~200  s C F = ~ 0.15 pF R F = 1.2 G 

Shaping time T=300°K ENC (el. r.m.s.) T=77 °K ENC (el. r.m.s.) 0.5  s  s  s  s  s  s Noise measurements C det = 15 pF At T =77 °K the substantial increase of the white series noise is mainly due to the decrease of the JFET tranconductance

T = 300 °KT = 77 °K Energy sensitivity (C F = 0.15pF) ~ 370 mV/MeV at preamp output ~ 185 mV/MeV after 50  termination Negative output voltage swing ~ 2.5 V~ 2.4 V Input dynamic range~ 6.7 MeV~ 6.5 MeV Rise time ~ 13 ns with 1m coaxial cable ~ 15 ns with 10m coaxial cable ~ 13 ns with 2m coaxial cable (with little overshoot) ~ 15 ns with 10m coaxial cable (with little overshoot) Loop gain~ 500> 500 Minimum ENC (el. r.m.s.) with C det = 15pF 110 el. at  = 6  s112 el. at  = 10  s Power required ~ 177 mW (V FET = +12V I D = 14mA V CC = +2.5V V EE = -3V) ~ 22 mW (V FET = +4V I D = 3mA V CC = +3V V EE = -3V) Tested preamp specs

Future developments Optimization of tested preamplifier Tests with different values of C det and with values of C F ranging from 0.2 to 1 pF Tests of more preamplifiers (with different values of compensation capacitance) Design and test of a miniaturized setup Tests with different cable types and lengths Activity schedule March-June 2006: tests/optimization of existing chip. Design/realization of miniaturized PCB. Design of improved new chip. June-September 2006: realization of new chip / tests of old chip (continued) September-December 2006: tests of new chip