ERD Logic Section for 2009 ITRS Logic Workshop San Francisco, Ca. Dec 14, 2008 George Bourianoff facilitating.

Slides:



Advertisements
Similar presentations
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 ITRS IRC/ITWG Meetings HsinChu December 4, 2006 UPDATED Linda Wilson
Advertisements

More than Moore ITRS Summer Meeting 2008 July 14, 2008 San Francisco, CA.
2006/7 ITRS Instructions and Templates for FEP TWG Inputs on 2007 Emerging Research Materials Requirements October 23, 2006 Michael Garner – Intel
1 ERD 2012 ITRS Spring Conference – Noordwijk, the Netherlands – Apr. 24, 2012 ITRS Public Conference Emerging Research Devices 2012 ERD Chapter Victor.
PIDS: Poster Session 2002 ITRS Changes and 2003 ITRS Key Issues ITRS Open Meeting Dec. 5, 2002 Tokyo.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference PIDS Status and Key Issues: 2004 and 2005 ITRS Peter M. Zeitzoff for PIDS Technology.
Beyond CMOS CTSG Dec. 15, 2009 Work in Progress: Not for Distribution Beyond CMOS CTSG IRC Meeting December 15, 2009 DRAFT.
2 December 2003 – ITRS Public Conference Hsin Chu, Taiwan ITRS Presentation PIDS ITWG Emerging Research Devices Hsin-Chu, Taiwan December 2, 2003 Jim Hutchby.
Work in Progress --- Not for Publication 1 PIDS 7/11/00 PIDS ITWG Meeting PIDS ITWG Emerging Research Devices Working Group Face-to-Face Meeting Jim Hutchby.
6.772SMA Compound Semiconductors Lecture 5 - Quantum effects in heterostructures, I - Outline Quantum mechanics applied to heterostructures Basic.
Resonant Tunnelling Devices A survey on their progress.
Metal Oxide Semiconductor Field Effect Transistors
Electrical and Computer Engineering - Santosh Khasanvis, K. M. Masum Habib*, Mostafizur Rahman, Pritish Narayanan, Roger K. Lake* and Csaba Andras Moritz.
Roadmap for Carbon Nanotubes and Graphene ITRS Logic Workshop Tsukuba, Japan George Bourianoff facilitating Sept 23, 2008.
ITRS Emerging Logic Device working group George Bourianoff, Intel San Francisco, Ca July 10, 2011 April 10, ERD Meeting Potsdam, Germany 1.
Xlab.me.berkeley.edu Xlab Confidential – Internal Only EE235 Carbon Nanotube FET Volker Sorger.
ITRS-2001 Design ITWG Plan December 6, 2000 Bill Joyner, SRC/IBM.
1 Motivation: Embracing Quantum Mechanics Feature Size Transistor Density Chip Size Transistors/Chip Clock Frequency Power Dissipation Fab Cost WW IC Revenue.
Emerging Technologies – A Critical Review Presenter: Qufei Wu 12/05/05.
Quantum Dots Arindam Ghosh. Organization of large number of nanostructures – scalability Utilize natural forces Organic, inorganic and biological systems.
Project “Sea and Air Container Track and Trace Technologies: Analysis and Case Studies” TPT 01/2002T DRAFT FINAL REPORT.
UAMS Department of Biochemistry and Molecular Biology
INAC The NASA Institute for Nanoelectronics and Computing Purdue University Circuit Modeling of Carbon Nanotubes and Their Performance Estimation in VLSI.
Work in Progress --- Not for Publication 1 ERD WG 7/12-13/08 San Francisco Workshop & FxF Meeting ITRS/ERD ITWG Emerging Research Devices Work Group Workshop.
6.772/SMA Compound Semiconductors Lecture 6 - Quantum effects in heterostructures, II – Outline . Continue wells, wires, and boxes from L 5.
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
Research Area Project #1 Superfunctional Materials and Nanodevices.
International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices Victor Zhirnov and Rainer Waser Seoul,
CMOS Scaling Two motivations to scale down
Work in Progress --- Not for Publication 1 ERD WG 7/10/11 San Francisco FxF Meeting 2011 ERD Critical Review Survey 2011 Process for Critically Reviewing.
Final Project Presentation Heath Davis 21:228 Hypertext Hypermedia Systems May 5, 2009.
Caltech collaboration for DNA-organized Nanoelectronics The Caltech DNA- nanoelectronics team.
1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ERD chapters, scope, difficult challenges, taxonomy, etc. An Chen GLOBALFOUNDRIES.
Proposal for Emerging Logic Device workshop 2012 George Bourianoff, Intel December 4, 2011 Washington DC.
Applications of Quantum Physics
Steven J. Hillenius Executive Vice President Semiconductor Research Corporation Industrial perspective for university research trends Trends in Simulation.
Presented By : LAHSAINI Achraf & MAKARA Felipe.  Introduction  Difficult Challenges : > Difficult Challenges between 2013 – 2020 > Difficult Challenges.
1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ITRS Emerging Research Devices Working Group FxF Meeting Washington Hilton Hotel.
J.R.Krenn – Nanotechnology – CERN 2003 – Part 2 page 1 NANOTECHNOLOGY Part 2. Electronics The Semiconductor Roadmap Energy Quantization and Quantum Dots.
S. E. Thompson EEL 6935 Today’s Subject Continue on some basics on single-wall CNT---- chiral length, angle and band gap; Other properties of CNT; Device.
Confined Carriers DRAGICA VASILESKA PROFESSOR ARIZONA STATE UNIVERSITY.
Work in Progress --- Not for Publication 1 ERD WG 4/2/08 Koenigswinter FxF Meeting ERD ITWG Emerging Research Devices Working Group Face-to-Face Meeting.
Beyond Moore's Law Spencer Anderson 13- April Moore's Law has both theoretical and practical limits. Most practical limits (e.g. energy, spatial)
July 10, 2011MtM WG - ITRS ERD - San Francisco1 “ More-than-Moore ” ERD M. Brillouët – U-In Chung – S. Das – A. Ionescu + H. Bennett – Y. Obeng.
ITRS Emerging Logic Device working group George Bourianoff, Intel Potsdam, Germany April 10, ERD Meeting Potsdam, Germany.
ITRS Spring Conference 2009 Brussels, Belgium 1 Work in Progress: Not for Distribution 2009 ITRS Emerging Research Materials [ERM] March 18-20, 2009 Michael.
Carbon Nanotubes Related Devices and Applications
Work in Progress --- Not for Publication 1 ERD WG 1/15/09 ERD TWG Emerging Research Devices Telecon Meeting No. 3 Jim Hutchby - Facilitating Thursday,
Work in Progress --- Not for Publication 1 ERD WG 1/22/2009 ERD TWG Emerging Research Devices Telecon Meeting No. 4 Jim Hutchby - Facilitating Thursday,
Radio-frequency single-electron transistor (RF-SET) as a fast charge and position sensor 11/01/2005.
Critical Review of Critical Assessment Section
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapter 15: FET Introduction: The JFET and MESFET.
Work in Progress --- Not for Publication 1 ERD WG 12/06/08 & 12/14/ ITRS Emerging Research Devices Working Group Face-to-Face Meeting Jim Hutchby.
ITRS workshop on Emerging Spin and Carbon Based Emerging Logic Devices George Bourianoff, Intel Jim Hutchby, SRC Barcelo Renacimiento Hotel Conference.
Introduction to Spintronics
The FDES revision process: progress so far, state of the art, the way forward United Nations Statistics Division.
Advanced Computing and Information Systems laboratory Nanocomputing technologies José A. B. Fortes Dpt. of Electrical and Computer Eng. and Dpt. of Computer.
S. E. Thompson EEL Logic Devices Field Effect Devices –Si MOSFET –CNT-FET Coulomb Blockade Devices –Single Electron Devices Spintronics Resonant.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
ICT 25 Generic micro- and nano-electronic technologies Marc Boukerche DG CONNECT, A.4 Components.
Presented by:- Shikha Gupta (UE6558). NANOELECTRONICS Branch of Engineering which uses nanometer scale elements in design of integrated circuits such.
Making sure you understand the material !!!
Graphene Based Transistors-Theory and Operation; Development State
Graphene Transistors for Microwave Applications and Beyond Mahesh Soni1, Satinder Kumar Sharma1, Ajay Soni2 1School.
OMEN: a Quantum Transport Modeling Tool for Nanoelectronic Devices
Multiferroics as Data Storage Elements
2010 Content Standards for K-12 Second Language
Electronic devices based on nanostructures
How do spins interact with
Presentation transcript:

ERD Logic Section for 2009 ITRS Logic Workshop San Francisco, Ca. Dec 14, 2008 George Bourianoff facilitating

Agenda Determine content for 2009 ERD logic section – Section structure – Transition table – Table 1 – “CMOS Extension” – Table 2 – “Beyond CMOS” – Potential solutions table – Determine Technology Entries (TEs) for 2009 – Determine transition table entries for 2009 – Solicit writing volunteers for 2009 Add Potential Solutions table for Carbon Based Electronics Discuss linkage to materials and architecture sections – How can we improve the integration? (better links to key materials properties table, …) Approximate timeline for 2009

Proposed Chapter Structure Transition table - same structure 2007 Table 1 - “CMOS Extension” –Include (devices with FET functionality) Low dimensional structures III-V and Ge channel replacement structures Carbon-based material channel replacement structures BTBT devices ? ??????

Proposed Chapter structure (Cont) Table 2 “Beyond CMOS” devices –Category A “Digital Functionality” Spin Devices NEMS switches Atomic and molecular switches ????? –Category B “Non Digital Functionality” Spin devices Multi-ferroic devices Molecular devices ???

Proposed Chapter structure (Cont) Proposed solution table for carbon based Nanoelectronics

Discussion of Section Structure Transition table –discussion CMOS extension Table –discussion Beyond CMOS Table –Discussion Potential solution table Architectural linkage paragraph

High performance logic table 2007

Table 1 Proposed changes – “High Performance” >”CMOS Extension” Low dimensional structures :Carbon Nanotube FETs, nanowire FETs, Nanowire heterostructures, GNR FETS. High mobility channel replacement FETs including III-V and Ge Single electron devices - Move to table 2 Molecular devices including atomic switches- focus on molecule on CMOS architecture (CMOL) concept - Move to table 2 Ferromagnetic and coherent spin devices – Move to table 2 Add Band to Band Tunneling Devices ??

Proposed CMOS Extension Entries Low dimensional structures (nanowires) III-V and Ge channel replacement structures Carbon-based material channel replacement structures (CNT and GNR) BTBT devices ? ??????

2007 Alternative Device Table

Table 2 proposed changes “Alternative Information Processing” > “ Beyond CMOS” Resonant Tunneling Diodes – Move to transition table Digital Functionality –Multi-ferroic devices –Spin devices –Single Electron devices Non digital functionality –Molecular Devices – CMOL –Bi-layer graphene devices –MQCA –Frequency Coherent Spin Devices –RF devices Do we want to include some “architecture driven” device?

Proposed “Beyond CMOS” entries Category A “Digital Functionality” –Spin Devices –NEMS switches –Atomic and molecular switches –????? Category B “Non Digital Functionality” –Spin devices –Multi-ferroic devices –Molecular devices –???

2007 Transition table

2009 Transition table proposed TechnologyStatusReasonComment RTDoutNo viable logic functionality Has been tracked for multiple revisions Bi-layer tunneling devices InSignificant theoretical work in NRI Band to band tunneling devices In NEMSIn RSFQPossible future device

New topics for discussion –Should we broaden the “CMOS extension” table to include Low Power” and “Low Standby Power” entries? –Pros Would align better with ITRS System Drivers Would reflect motivation of much research –Con Would significantly complicate chapter organization Would be orthogonal to the historical “tracking” function of the Table

Technology Entries(1) FET extensions –Low dimension Channel replacement category CNTFETS and Nanowire FETS Discuss CNTFETs with PIDs –High mobility channel replacements Send III-V and Ge to PIDs Graphene Nanoribbon devices

SETs Move to Table 2 –Some recent work still suggests logic applications –Emphasize non logic applications (recognition) –SETs have been around for a long time –Stray charge will always be problem Nature of Nanotechnology advance online

Molecular devices Move to table 2 Emphasize potential applications in crossbar architectures, CMOL Recent progress will be reviewed Some people believe strongly that the technology has great potential

Ferromagnetic and spin transistor Merge categories and move to table 2 Emphasize non volatile functionality Include MQCA and domain wall applications STTRAM research is driving progress in materials and process

Band to band tunneling devices Include as a category in table 1 ??? Include other steep SS devices Most devices suffer from low I sat or high V d CNT tunnel FETs

Resonant Tunnel Diodes Recommend moving to transition table Pros –Not much recent progress for any logic application Cons –It is an interesting device with NDR –Many people feel strongly about it

Multiferroic and magnetoelectric devices Include multiferroic tunnel junctions, magnetoelectric amplifiers, magnetoelectric drivers and detectors Significant progress in RT mutiferroic and magnetoelectric materials e.g. BFO

Single Electron devices Remove from table 1 -keep in table 2 –Active research for Boolean applications quantum dots –Potential Non Boolean logic applications such as image recognition still receiving attention –Stray charge still an issue

Potential solution table for carbon based nanoelectronics Build on ITRS “potential solution” format Separate into material driven requirements and novel device driven requirements Tie closely and directly to ERM

ERM table of applications

Proposed structure - table 1

Proposed structure –table 2

Coupling to ERM

Writing volunteers People or groups to research and write text for one or more of the technology entries –Need informed but unbiased contributors

33 2. More Than Moore Bulk FD-SOI Strain Si 3D Year Ge ( 110 ) Ballistic GOI S-S/D CNT GNR ? Variations DFMHigh yield Nanowire 2020? High-k/metal-G CMOS-based Charge-based Other than charges III-V 1. More Moore 3. Beyond CMOS Should we include Future Integrated Nanoelectronics chart? Spin Atom molecular Nanowire (CMOS Extension) Top-downBottom-up Optical Int. Sub-60mV/dec Main stream Si Fusion, No boundary Algorithm ERD Working group Japan

34 year Beyond CMOS Elements ERD-WG in Japan Existing technologies New technologies Evolution of Extended CMOS CNT III-V Sub-60 Opt. Int. Spin Atom

Work in Progress --- Not for Publication 35 ERD WG 12/06/08 & 12/14/ ITRS/ERD Major Deliverables and Timeline ERD Chapter due August 21, 2009 Major Tasks and Time Line  Outlines for Memory, Logic, Architecture, Mat’lMarch 18  Technology Requirements TablesApril 6  Guiding Principles Section June 1  Draft Text Completed  Memory, Logic, Architecture, MaterialJuly 6  Functional Organization & Critical ReviewJuly 20  Scope, Difficult Challenges, etc.July 27  Chapter CompletedAugust 21  Chapter FrozenSept. 15 Major Face-to-Face Meetings in 2009  ITRS/ERD Meeting near Brussels, BelgiumMarch 18  ITRS/ERD Meeting at Semicon West (SF, CA)July 12  ITRS/ERD Meeting near Hsinchu, TaiwanNov. 30