1 Ó1998 Morgan Kaufmann Publishers Chapter 4 計算機算數.

Slides:



Advertisements
Similar presentations
Lec 12Systems Architecture1 Systems Architecture Lecture 12: Design of the MIPS ALU Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan Some or all.
Advertisements

Computer Engineering FloatingPoint page 1 Floating Point Number system corresponding to the decimal notation 1,837 * 10 significand exponent A great number.
©UCB CPSC 161 Lecture 6 Prof. L.N. Bhuyan
1 CONSTRUCTING AN ARITHMETIC LOGIC UNIT CHAPTER 4: PART II.
Princess Sumaya Univ. Computer Engineering Dept. Chapter 3:
Princess Sumaya Univ. Computer Engineering Dept. Chapter 3: IT Students.
Chapter 3 Arithmetic for Computers. Multiplication More complicated than addition accomplished via shifting and addition More time and more area Let's.
1 Ó1998 Morgan Kaufmann Publishers Chapter 4 計算機算數.
1  2004 Morgan Kaufmann Publishers Chapter Three.
Chapter 6 Arithmetic. Addition Carry in Carry out
Integer Arithmetic Floating Point Representation Floating Point Arithmetic Topics.
1 Chapter 4: Arithmetic Where we've been: –Performance (seconds, cycles, instructions) –Abstractions: Instruction Set Architecture Assembly Language and.
Chapter Four Arithmetic and Logic Unit
Arithmetic III CPSC 321 Andreas Klappenecker. Any Questions?
1 ECE369 Chapter 3. 2 ECE369 Multiplication More complicated than addition –Accomplished via shifting and addition More time and more area.
1  1998 Morgan Kaufmann Publishers Chapter Four Arithmetic for Computers.
1 Lecture 4: Arithmetic for Computers (Part 4) CS 447 Jason Bakos.
ECE 232 L9.Mult.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 9 Computer Arithmetic.
Computer ArchitectureFall 2008 © August 27, CS 447 – Computer Architecture Lecture 4 Computer Arithmetic (2)
Outline Addition and subtraction (Sec. 3.2)
Computer Architecture Lecture 3: Logical circuits, computer arithmetics Piotr Bilski.
Computer Arithmetic 國立清華大學資訊工程學系 黃婷婷教授. Outline  Addition and subtraction (Sec. 3.2)  Constructing an arithmetic logic unit (Appendix C) Building ALU.
ECE232: Hardware Organization and Design
07/19/2005 Arithmetic / Logic Unit – ALU Design Presentation F CSE : Introduction to Computer Architecture Slides by Gojko Babić.
CH09 Computer Arithmetic  CPU combines of ALU and Control Unit, this chapter discusses ALU The Arithmetic and Logic Unit (ALU) Number Systems Integer.
1 EGRE 426 Fall 08 Chapter Three. 2 Arithmetic What's up ahead: –Implementing the Architecture 32 operation result a b ALU.
1  1998 Morgan Kaufmann Publishers Arithmetic Where we've been: –Performance (seconds, cycles, instructions) –Abstractions: Instruction Set Architecture.
Lecture 12: Integer Arithmetic and Floating Point CS 2011 Fall 2014, Dr. Rozier.
1 Number Systems Lecture 10 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.
Princess Sumaya Univ. Computer Engineering Dept. Chapter 3:
Lecture notes Reading: Section 3.4, 3.5, 3.6 Multiplication
IT253: Computer Organization
CS4100: 計算機結構 Computer Arithmetic 國立清華大學資訊工程學系 九十三學年度第一學期 Adapted from class notes of D. Patterson and W. Dally Copyright 1998, 2000 UCB.
1 ELEN 033 Lecture 4 Chapter 4 of Text (COD2E) Chapters 3 and 4 of Goodman and Miller book.
CO5023 Introduction to Digital Circuits. What do we know so far? How to represent numbers (integers and floating point) in binary How to convert between.
순천향대학교 정보기술공학부 이 상 정 1 3. Arithmetic for Computers.
Computer Architecture Lecture 11 Arithmetic Ralph Grishman Oct NYU.
CS 232: Computer Architecture II Prof. Laxmikant (Sanjay) Kale Floating point arithmetic.
CH.3 Floating Point Hardware and Algorithms 3/10/
By Wannarat Computer System Design Lecture 3 Wannarat Suntiamorntut.
1 CPTR 220 Computer Organization Computer Architecture Assembly Programming.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
Computer Organization & Design 计算机组成与设计 Weidong Wang ( 王维东 ) College of Information Science & Electronic Engineering 信息与通信工程研究所 Zhejiang.
Chapter 9 Computer Arithmetic
Computer System Design Lecture 3
Computer Architecture & Operations I
Array multiplier TU/e Processor Design 5Z032.
Computer Architecture & Operations I
Part II : Lecture III By Wannarat.
Digital Arithmetic Wen-Hung Liao, Ph.D..
Morgan Kaufmann Publishers
Arithmetic for Computers
Integers in 2’s compliment Floating point
Systems Architecture I
Arithmetic Logical Unit
Computer Arithmetic Multiplication, Floating Point
ECEG-3202 Computer Architecture and Organization
Computer Architecture
Chapter 8 Computer Arithmetic
Digital System Design II 数字系统设计2
Chapter 4 計算機算數.
Overview Fractions & Sign Extension Floating Point Representations
Presentation transcript:

1 Ó1998 Morgan Kaufmann Publishers Chapter 4 計算機算數

2 Ó1998 Morgan Kaufmann Publishers Outline

3 Ó1998 Morgan Kaufmann Publishers Problem: Designing MIPS ALU

4 Ó1998 Morgan Kaufmann Publishers Functional Specification

5 Ó1998 Morgan Kaufmann Publishers A Bit-slice ALU

6 Ó1998 Morgan Kaufmann Publishers A 1-bit ALU

7 Ó1998 Morgan Kaufmann Publishers A 4-bit ALU

8 Ó1998 Morgan Kaufmann Publishers How about Subtraction?

9 Ó1998 Morgan Kaufmann Publishers Revised Diagram

10 Ó1998 Morgan Kaufmann Publishers Overflow

11 Ó1998 Morgan Kaufmann Publishers Overflow Detection

12 Ó1998 Morgan Kaufmann Publishers Overflow Detection Logic

13 Ó1998 Morgan Kaufmann Publishers Zero Detection Logic

14 Ó1998 Morgan Kaufmann Publishers Putting It Altogether (I)

15 Ó1998 Morgan Kaufmann Publishers Putting It Altogether (II)

16 Ó1998 Morgan Kaufmann Publishers

17 Ó1998 Morgan Kaufmann Publishers Problems with Ripple Carry Adder

18 Ó1998 Morgan Kaufmann Publishers Carry Lookahead: Theory (I)

19 Ó1998 Morgan Kaufmann Publishers Carry Lookahead: Theory (II)

20 Ó1998 Morgan Kaufmann Publishers Cascaded Carry Lookahead

21 Ó1998 Morgan Kaufmann Publishers

22 Ó1998 Morgan Kaufmann Publishers Carry-select Adder

23 Ó1998 Morgan Kaufmann Publishers Add XOR to ALU

24 Ó1998 Morgan Kaufmann Publishers Shifters

25 Ó1998 Morgan Kaufmann Publishers Combinational Shifter What comes in the MSBs? how many levels for 32-bit shifter? what if we use 4-1 Muxes ?

26 Ó1998 Morgan Kaufmann Publishers Outline

27 Ó1998 Morgan Kaufmann Publishers Multiplication in MIPS

28 Ó1998 Morgan Kaufmann Publishers Division in MIPS

29 Ó1998 Morgan Kaufmann Publishers MIPS Multiply/Divide Summary

30 Ó1998 Morgan Kaufmann Publishers Unsigned Multiply

31 Ó1998 Morgan Kaufmann Publishers Unisigned Multiplier (Ver. 1)

32 Ó1998 Morgan Kaufmann Publishers

33 Ó1998 Morgan Kaufmann Publishers Observations: Multiply Ver. 1

34 Ó1998 Morgan Kaufmann Publishers Unisigned Multiplier (Ver. 2)

35 Ó1998 Morgan Kaufmann Publishers

36 Ó1998 Morgan Kaufmann Publishers Unisigned Multiplier (Ver. 3)

37 Ó1998 Morgan Kaufmann Publishers

38 Ó1998 Morgan Kaufmann Publishers Observations: Multiply Ver. 3

39 Ó1998 Morgan Kaufmann Publishers Booth’s Algorithm: Motivation

40 Ó1998 Morgan Kaufmann Publishers Booth’s Algorithm: Rationale

41 Ó1998 Morgan Kaufmann Publishers Booth’s Algorithm

42 Ó1998 Morgan Kaufmann Publishers Booths Example (2 x 7)

43 Ó1998 Morgan Kaufmann Publishers Booths Example (2 x -3)

44 Ó1998 Morgan Kaufmann Publishers Combinational Multiplier

45 Ó1998 Morgan Kaufmann Publishers How Does It Work?

46 Ó1998 Morgan Kaufmann Publishers Outline

47 Ó1998 Morgan Kaufmann Publishers Divide: Paper & Pencil

48 Ó1998 Morgan Kaufmann Publishers Divide Hardware (Version 1)

49 Ó1998 Morgan Kaufmann Publishers

50 Ó1998 Morgan Kaufmann Publishers Observations: Divide Version 1

51 Ó1998 Morgan Kaufmann Publishers Divide Hardware (Version 2)

52 Ó1998 Morgan Kaufmann Publishers

53 Ó1998 Morgan Kaufmann Publishers Observations: Divide Version 2

54 Ó1998 Morgan Kaufmann Publishers Divide Hardware (Version 3)

55 Ó1998 Morgan Kaufmann Publishers

56 Ó1998 Morgan Kaufmann Publishers Observations: Divide Version 3

57 Ó1998 Morgan Kaufmann Publishers Outline

58 Ó1998 Morgan Kaufmann Publishers Floating-Point: Motivation

59 Ó1998 Morgan Kaufmann Publishers Scientific Notation: Binary

60 Ó1998 Morgan Kaufmann Publishers FP Representation

61 Ó1998 Morgan Kaufmann Publishers Double Precision Representation

62 Ó1998 Morgan Kaufmann Publishers IEEE 754 Standard (1/4)

63 Ó1998 Morgan Kaufmann Publishers IEEE 754 Standard (2/4)

64 Ó1998 Morgan Kaufmann Publishers IEEE 754 Standard (3/4)

65 Ó1998 Morgan Kaufmann Publishers IEEE 754 Standard (4/4)

66 Ó1998 Morgan Kaufmann Publishers Example: FP to Decimal

67 Ó1998 Morgan Kaufmann Publishers Continuing Example: Binary to ???

68 Ó1998 Morgan Kaufmann Publishers Big Idea: Type Not Associated with Data

69 Ó1998 Morgan Kaufmann Publishers Example: Decimal to FP

70 Ó1998 Morgan Kaufmann Publishers Representation for 0

71 Ó1998 Morgan Kaufmann Publishers Special Numbers

72 Ó1998 Morgan Kaufmann Publishers Representation for +/- Infinity

73 Ó1998 Morgan Kaufmann Publishers Representation for Not a Number

74 Ó1998 Morgan Kaufmann Publishers Special Numbers (cont’d)

75 Ó1998 Morgan Kaufmann Publishers Floating-Point Addition

76 Ó1998 Morgan Kaufmann Publishers

77 Ó1998 Morgan Kaufmann Publishers Floating-Point Multiplication (4) set the sign of product

78 Ó1998 Morgan Kaufmann Publishers MIPS Floating Point

79 Ó1998 Morgan Kaufmann Publishers Rounding

80 Ó1998 Morgan Kaufmann Publishers Round to Even

81 Ó1998 Morgan Kaufmann Publishers Floating Point Fallacy

82 Ó1998 Morgan Kaufmann Publishers Summary