Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP1 From CTP-D to CTP Ideas from the top of my head Th. Schörner-Sadenius, U Hamburg I basically looked through.

Slides:

Advertisements

Similar presentations

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.

Advertisements

Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.

Figure 4.1. The function f (x1, x2, x3) =  m(0, 2, 4, 5, 6).

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.

Programming Logic and Design Fourth Edition, Introductory

The First-Level Trigger of ATLAS Johannes Haller (CERN) on behalf of the ATLAS First-Level Trigger Groups International Europhysics Conference on High.

8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.

Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.

Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.

St Testing, Simulation and Monitoring (actually mostly simulation) Stephen Hillier Joint Meeting, Mainz, June 2001.

S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

Update on JEM FPGA coding. Carsten NödingJohannes Gutenberg-Universität Mainz JEM block diagramm.

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

EET 1131 Unit 4 Programmable Logic Devices  Read Kleitz, Chapter 4.  Homework #4 and Lab #4 due next week.  Quiz next week.

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

The Project AH Computing. Functional Requirements  What the product must do!  Examples attractive welcome screen all options available as clickable.

1 Raw Event : ByteStream implementation Muon Workshop, April 2002 A. Nisati, for the Muon Trigger group.

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION.

J. Christiansen, CERN - EP/MIC

ALICE Upgrade for Run3: Computing HL-LHC Trigger, Online and Offline Computing Working Group Topical Workshop Sep 5 th 2014.

Galen SasakiEE 260 University of Hawaii1 Electronic Design Automation (EDA) EE 260 University of Hawaii.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

© 2004 Mercury Computer Systems, Inc. FPGAs & Software Components Graham Bardouleau & Jim Kulp Mercury Computer Systems, Inc. High Performance Embedded.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

Basic Sequential Components CT101 – Computing Systems Organization.

Intermediate 2 Software Development Process. Software You should already know that any computer system is made up of hardware and software. The term hardware.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.

Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.

September 2007CHEP 07 Conference 1 A software framework for Data Quality Monitoring in ATLAS S.Kolos, A.Corso-Radu University of California, Irvine, M.Hauschild.

Artemis School On Calibration and Performance of ATLAS Detectors Jörg Stelzer / David Berge.

Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.

2001/02/16TGC off-detector PDR1 Sector Logic Status Report Design Prototype-(-1) Prototype-0 Schedule.

Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.

17 December, 2010 ATLAS L1Calo upgrade meeting Meeting overview Recent hardware developments, ideas.

Calorimeter Digitisation Prototype (Material from A Straessner, C Bohm et al) L1Calo Collaboration Meeting Cambridge 23-Mar-2011 Norman Gee.

TRIGGERING IN THE ATLAS EXPERIMENT Thomas Schörner-Sadenius UHH Teilchenphysik II 4. November 2005.

WebPOWERED Software Solutions – Spring 2000 WebPOWERED CPLD Software Solutions SPRING OF CY2000.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Reconfigurable Architectures Greg Stitt ECE Department University of Florida.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Samuel Silverstein, SYSF ATLAS calorimeter trigger upgrade work Overview Upgrade to PreProcessor MCM Topological trigger.

542d Combat Sustainment Wing 2006 NCSL International Workshop & Symposium United States Air Force Metrology NextGen Calibration Automation System Presented.

Sridhara Dasu115 April 2002 L1CaloTrigger Algorithms Sridhara Dasu University of Wisconsin Algorithms: Details, Updates and Simulation - 2 x cm -2.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Introduction to the FPGA and Labs

Programmable Hardware: Hardware or Software?

Production Firmware - status Components TOTFED - status

ATLAS L1Calo Phase2 Upgrade

FPGA Implementation of Multicore AES 128/192/256

Implementation of the Jet Algorithm ATLAS Level-1 Calorimeter Trigger

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

The First-Level Trigger of ATLAS

ATLAS: Level-1 Calorimeter Trigger

Software Development Process

M. Krivda for the ALICE trigger project, University of Birmingham, UK

Trigger Frequency Analysis & Busy/Veto on the SCT TIM

Digital Designs – What does it take

Presentation transcript:

Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP1 From CTP-D to CTP Ideas from the top of my head Th. Schörner-Sadenius, U Hamburg I basically looked through my latest ATLAS talk (dating from January!) and at the L1 simulation documentation in ATL-DAQ … For more technical details please have a look at section 10 of this document.

Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP2 THE CENTRAL TRIGGER PROCESSOR existing prototype 1 9U VME module final design ~7 different modules Lookup tables: ‘conditions’ Programmable devices: ‘items’ Dead time etc. Combination of ‘items’ One big FPGA Interfaces to detectors,LHC Input bits: multiplicities To Level2 Number of items? Changes depend on implementation and required precision of simulation.

Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP3 L1 and CTP Simulation CTP simulation closely connected to simulation of configuration and to interfaces package.

Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP4 Things To Do for CTP-D  CTP I … and possibly already done ;-)  Simulation adapted to N LUTs and CPLDs  use N=2, and default numbers of in- and outputs of the devices; other values only with care.  CTP may be different (1 big FPGA?). In principle can simulate with CPLDs and LUTs – but be careful that number of inputs (bits and multiplicities) does not exceed LUT capabilities.  One big FPGA allows for more flexibility – now assume LUTs do TriggerConditions and CPLDs TriggerItems  Never tested input lines (TriggerThresholds) as inputs to CPLDs (which is possible in CTP-D hardware).  Question of `threshold combinatorics’: check triggermenu for clever grouping of inputs on LUTs (thresholds with 1,2,3 bits, grouping to items etc.)…

Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP5 Things To Do for CTP-D  CTP II  TriggerThresholds, Conditionds and Items  massive changes required in TrigT1Config and TrigT1Interfaces if separation in TriggerThresholds, TriggerConditions and TriggerItems obsolete.  Change the configuration step completely?  In any case: Change number of accepted inputs from calo and muon; CTP accepts much more than CTP-D  changes to XML hardware and configuration files and to some hardcoded numbers.

Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP6 Things To Do for CTP-D  CTP III... if CTP implemented with FPGAs  requires changes in simulation configuration and in (initial steps towards) the hardware configuration: class LUT and CMB are part of both (a bit unfortunate …).  LUTs and CMBs now help define the number of accepted inputs, conditions and items.

Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP7 Things To Do – in general... looking at section 10 of ATL-DAQ Data flow  Combination of calo and muon (RPC and TGC) simulation as inputs to CTP simulation?  Reconstructed RDO:  All RecXYZRoI classes provided?  Use in L2: L1ID in RecRDO?  CTP read-out path? (CTP RDO  L1 RDO)  Secondary RoIs?

Lisbon, 23/10/03TSS: ATLAS L1 Simulation / CTP8 Things To Do – in general Configuration  Combination of L1 configuration with HLT configuration (TrigConfig package)? Stand-alone version  Write-out configuration  LUT configuration already provided; proven to work together with CTP-D hardware.  CPLD code: write VHDL code; already started in CMB.cxx class  Clearly needs changes if CTP implementation differs a lot from CTP-D.