M. Mateen Yaqoob The University of Lahore Spring 2014.

Slides:



Advertisements
Similar presentations
Chapter 3 Instruction Set Architecture Advanced Computer Architecture COE 501.
Advertisements

CPU Review and Programming Models CT101 – Computing Systems.
ISA Issues; Performance Considerations. Testing / System Verilog: ECE385.
RISC / CISC Architecture By: Ramtin Raji Kermani Ramtin Raji Kermani Rayan Arasteh Rayan Arasteh An Introduction to Professor: Mr. Khayami Mr. Khayami.
PART 4: (2/2) Central Processing Unit (CPU) Basics CHAPTER 13: REDUCED INSTRUCTION SET COMPUTERS (RISC) 1.
Chapter 13 Reduced Instruction Set Computers (RISC) CISC – Complex Instruction Set Computer RISC – Reduced Instruction Set Computer HW: 13.6, 13.7 (Due.
PZ13A Programming Language design and Implementation -4th Edition Copyright©Prentice Hall, PZ13A - Processor design Programming Language Design.
Chapter XI Reduced Instruction Set Computing (RISC) CS 147 Li-Chuan Fang.
Chapter 13 Reduced Instruction Set Computers (RISC)
Chapter 13 Reduced Instruction Set Computers (RISC) Pipelining.
Major Advances in Computers(1) The family concept —IBM System/ —DEC PDP-8 —Separates architecture from implementation Microporgrammed control unit.
State Machines Timing Computer Bus Computer Performance Instruction Set Architectures RISC / CISC Machines.
RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.
1 Pertemuan 23 Reduced Instruction Set Computer 1 Matakuliah: H0344/Organisasi dan Arsitektur Komputer Tahun: 2005 Versi: 1/1.
11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.
Seqeuential Logic State Machines Memory
Unit -II CPU Organization By- Mr. S. S. Hire. CPU organization.
Chapter 13 Reduced Instruction Set Computers (RISC) CISC – Complex Instruction Set Computer RISC – Reduced Instruction Set Computer.
Tannenbaum Machine. Key Features Simple architecture Simple instruction set Focus on –Input -> Higher Level Language –Output -> Machine Language Addressing.
Reduced Instruction Set Computers (RISC)
Group 5 Alain J. Percial Paula A. Ortiz Francis X. Ruiz.
Reduced Instruction Set Computers (RISC) Computer Organization and Architecture.
Advanced Computer Architectures
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
RISC Processors – Page 1CSCI 4717 – Computer Architecture CSCI 4717/5717 Computer Architecture Topic: RISC Processors Reading: Stallings, Chapter 13.
COMPUTER ORGANIZATIONS CSNB123 May 2014Systems and Networking1.
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
Computer Organization and Architecture Reduced Instruction Set Computers (RISC) Chapter 13.
CH13 Reduced Instruction Set Computers {Make hardware Simpler, but quicker} Key features  Large number of general purpose registers  Use of compiler.
8.3 Stack Organization Stack: A storage device that stores information in such a manner that the item stored last is the first item retrieved. Also called.
1 4.2 MARIE This is the MARIE architecture shown graphically.
What have mr aldred’s dirty clothes got to do with the cpu
Computer architecture Lecture 11: Reduced Instruction Set Computers Piotr Bilski.
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
RISC architecture and instruction Level Parallelism (ILP) based on “Computer Architecture: a Quantitative Approach” by Hennessy and Patterson, Morgan Kaufmann.
COMPUTER ARCHITECURE INSTRUCTION SET ARCHITECTURE.
RISC and CISC. What is CISC? CISC is an acronym for Complex Instruction Set Computer and are chips that are easy to program and which make efficient use.
MIPS Processor Chapter 12 S. Dandamudi To be used with S. Dandamudi, “Introduction to Assembly Language Programming,” Second Edition, Springer,
Operand Addressing And Instruction Representation Cs355-Chapter 6.
ECEG-3202 Computer Architecture and Organization Chapter 7 Reduced Instruction Set Computers.
Reduced Instruction Set Computers. Major Advances in Computers(1) The family concept —IBM System/ —DEC PDP-8 —Separates architecture from implementation.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
1 Processor design Programming Language Design and Implementation (4th Edition) by T. Pratt and M. Zelkowitz Prentice Hall, 2001 Section 11.3.
Chapter Overview General Concepts IA-32 Processor Architecture
Topics to be covered Instruction Execution Characteristics
Advanced Architectures
A Closer Look at Instruction Set Architectures
Advanced Topic: Alternative Architectures Chapter 9 Objectives
Overview Introduction General Register Organization Stack Organization
An example of multiplying two numbers A = A * B;
William Stallings Computer Organization and Architecture 8th Edition
CENTRAL PROCESSING UNIT
Chapter 8 Central Processing Unit
CENTRAL PROCESSING UNIT
Computer Architecture
Chapter 13 Reduced Instruction Set Computers
Processor design Programming Language Design and Implementation (4th Edition) by T. Pratt and M. Zelkowitz Prentice Hall, 2001 Section 11.3.
Addressing mode summary
Instruction-level Parallelism: Reduced Instruction Set Computers and
Chapter 12 Pipelining and RISC
Lecture 4: Instruction Set Design/Pipelining
COMPUTER ORGANIZATION AND ARCHITECTURE
Computer Architecture
Processor design Programming Language Design and Implementation (4th Edition) by T. Pratt and M. Zelkowitz Prentice Hall, 2001 Section 11.3.
Computer Organization
Presentation transcript:

M. Mateen Yaqoob The University of Lahore Spring 2014

EXAMPLE: Show how can the following operation be performed using: a- three address instruction b- two address instruction c- one address instruction d- zero address instruction X = (A + B) * (C + D)

 ADD R1, A, B  R1  M[A] + M[B]  ADD R2, C, D  R2  M[C] + M[D]  MUL X, R1, R2  M[X]  R1 * R2

 MOV R1, A  R1  M[A]  ADD R1, B  R1  R1 + M[B]  MOV R2, C  R2  M[C]  ADD R2, D  R2  R2 + M[D]  MOV X, R2  M[X]  R2  MUL X, R1  M[X]  R1 * M[X]

 LOAD A  AC  M[A]  ADD B  AC  AC + M[B]  STORE T  M[T ]  AC  LOAD C  AC  M[C]  ADD D  AC  AC + M[D]  MUL T  AC  AC * M[T ]  STORE X  M[X]  AC Store

 Push value  Else If operator is encountered: Pop, pop, operation, push  Pop operand pop another operand then perform an operation and push the result back into the stack.  PUSH A TOS  A Push  PUSH B TOS  B  ADD TOS  (A+B)  PUSH C TOS  C  PUSH D TOS  D  ADDTOS  (C+D)  MULTOS  (C+D)*(A+B)  POP X M[X]  TOS  (*TOS stands for top of stack). Pop, pop, operation, push

 The family concept  IBM System/  DEC PDP-8  Separates architecture from implementation  Microporgrammed control unit  Idea by Wilkes 1951  Produced by IBM S/  Cache memory  IBM S/360 model

 Solid State RAM  (See memory notes)  Microprocessors  Intel  Pipelining  Introduces parallelism into fetch execute cycle  Multiple processors

 Reduced Instruction Set Computer  Key features  Large number of general purpose registers  or use of compiler technology to optimize register use  Limited and simple instruction set  Emphasis on optimising the instruction pipeline

 Software costs far exceed hardware costs  Increasingly complex high level languages  Semantic gap  Leads to:  Large instruction sets  More addressing modes  Hardware implementations of HLL statements  e.g. CASE (switch) on VAX

 Ease compiler writing  Improve execution efficiency  Complex operations in microcode  Support more complex HLLs

 Operations performed  Operands used  Execution sequencing  Studies have been done based on programs written in HLLs  Dynamic studies are measured during the execution of the program

 Assignments  Movement of data  Conditional statements (IF, LOOP)  Sequence control  Procedure call-return is very time consuming  Some HLL instruction lead to many machine code operations

 Mainly local scalar variables  Optimisation should concentrate on accessing local variables

 Very time consuming  Depends on number of parameters passed  Depends on level of nesting  Most programs do not do a lot of calls followed by lots of returns  Most variables are local  (c.f. locality of reference)

 Best support is given by optimising most used and most time consuming features  Large number of registers  Operand referencing  Careful design of pipelines  Branch prediction etc.  Simplified (reduced) instruction set